Flip Flops

Results: 2
Series
4000B74HC
Packaging
Cut Tape (CT)Digi-Reel®Tape & Reel (TR)
Clock Frequency
24 MHz60 MHz
Max Propagation Delay @ V, Max CL
15ns @ 6V, 50pF90ns @ 15V, 50pF
Current - Output High, Low
5.2mA, 5.2mA6.8mA, 6.8mA
Voltage - Supply
2V ~ 6V3V ~ 18V
Input Capacitance
3 pF5 pF
Operating Temperature
-55°C ~ 125°C (TA)-40°C ~ 85°C (TA)
Stocking Options
Environmental Options
Media
Marketplace Product
2Results

Showing
of 2
Compare
Mfr Part #
Quantity Available
Price
Series
Package
Product Status
Function
Type
Output Type
Number of Elements
Number of Bits per Element
Clock Frequency
Max Propagation Delay @ V, Max CL
Trigger Type
Current - Output High, Low
Voltage - Supply
Current - Quiescent (Iq)
Input Capacitance
Operating Temperature
Mounting Type
Supplier Device Package
Package / Case
14-SOIC
SN74HC74DR
IC FF D-TYPE DUAL 1BIT 14SOIC
Texas Instruments
11,315
In Stock
1 : ¥3.53000
Cut Tape (CT)
2,500 : ¥0.77684
Tape & Reel (TR)
Tape & Reel (TR)
Cut Tape (CT)
Digi-Reel®
Active
Set(Preset) and Reset
D-Type
Complementary
2
1
60 MHz
15ns @ 6V, 50pF
Positive Edge
5.2mA, 5.2mA
2V ~ 6V
4 µA
3 pF
-40°C ~ 85°C (TA)
Surface Mount
14-SOIC
14-SOIC (0.154", 3.90mm Width)
14-SOIC
CD4013BM96
IC FF D-TYPE DUAL 1BIT 14SOIC
Texas Instruments
14,151
In Stock
1 : ¥3.53000
Cut Tape (CT)
2,500 : ¥1.25278
Tape & Reel (TR)
Tape & Reel (TR)
Cut Tape (CT)
Digi-Reel®
Active
Set(Preset) and Reset
D-Type
Complementary
2
1
24 MHz
90ns @ 15V, 50pF
Positive Edge
6.8mA, 6.8mA
3V ~ 18V
4 µA
5 pF
-55°C ~ 125°C (TA)
Surface Mount
14-SOIC
14-SOIC (0.154", 3.90mm Width)
Showing
of 2

Flip Flops


Flip-flops are elementary digital memory devices capable of storing a single logic state or "bit" of information. They have at least two inputs; one or more to communicate the data to be stored and another to indicate the point in time to store it. Different flip-flop types such as D (delay), SR (Set-Reset), and JK respond differently to the signals presented to their inputs and can be used to implement different logical functions. They differ from latches in that they are edge sensitive devices, whose retained logic state changes only at the moment a valid clock signal is received.