CMX7261 Product Preview Datasheet by CML Microcircuits

% CML Microcircuits COMMUN/CATI‘ON SEMICOND’ /CTOR‘S
© 2016 CML Microsystems Plc 1
Product Preview
CMX7261
Full Duplex Multi-transcoder IC
G723.1 ∙ G729A ∙ G.711 ∙ Linear PCM ∙ CVSD
Brief Description
The CMX7261 is a Multi-transcoder IC offering a range of popular voice
codecs (digital voice coding algorithms) in a single chip.
Capable of both full-duplex and half-duplex operation, the CMX7261 combines a number of
popular digital voice coding algorithms into a single IC. Built on FirmASIC® component
technology opens up the potential of providing further voice coding algorithms and the
possibility of customisation.
The CMX7261 is part of CML’s Dura Talk™ digital voice processor range and presents a
highly flexible solution to your digital voice coding and transcoding requirements.
Two Function Images™ are currently available. A Function Image (FI) being a data file that
is uploaded during device initialisation and defines the device's function and feature set.
In common with other FirmASIC® based products, the CMX7261 additionally offers a
number of auxiliary features: configurable GPIO, programmable input and output digitally
controlled attenuators, host C-BUS port and a separate master/slave PCM serial interface.
The CMX7261 operates from a 3.0 to 3.6 V supply, includes selectable powersaving modes
and is available in small 64-pin VQFN/LQFP packages.
PP/7261/1 April 2016
Introduction
Digital voice coding has become an
important operation in todays
digital communications world.
There is a large range of digital voice
based systems deployed, each
using one of the available digital
voice coding algorithms, which are
generally interoperable. Therefore,
a transcoding operation becomes a
necessity where systems need to
interconnect.
The CMX7261 Multi-transcoder IC is
the solution by providing multiple
digital voice coding algorithms
within a single device. This provides
the necessary coding and
transcoding functions with the
flexibility to enable further digital
voice coding algorithms to be added
in the future.
Features
Self-contained functionality
Embedded audio code
No external DSP required
Full duplex and half-duplex
operation
Coding and transcoding
Supporting popular voice coding
algorithms: Linear PCM, G.711,
G.729A, G.723.1 and CVSD
Voice activity detection
Selectable input output source
Analogue
C-BUS to host
External PCM codec
Auxiliary functions
GPIO
Analogue input/output gain
adjustment
Analogue input/output
multiplexer
Applications
Digital radio systems
Personal area network voice links
Privacy-type digital voice links
Wireless PABX
VoIP systems
Software Defined Radios (SDR)
Function Image™ Encode, Decode and Transcode
7261FI-1.x Analogue, Linear PCM, G.711, G.729A, CVSD
7261FI-2.x Analogue, Linear PCM, G.711, G.723.1
Small 64-pin VQFN/LQF Packages
Analogue
Linear PCM
G.711
G.729A
CVSD
Analogue
Linear PCM
G.711
G.729A
CVSD
Analogue
Linear PCM
G.711
G.723.1
Analogue
Linear PCM
G.711
G.723.1
Transcoder
Function Image™
Host
µC
Registers
FIFOs
Configuration
Digital
Filters
DAC
ADCs
Analogue
Outputs
Analogue
Inputs
External
ADC / DAC PCM Talk-through / PCM
C-BUS
Voice Activity
Detection
Encoder
Decoder
Transcoder
CMX7261 Multi-transcoder
Mux
Gain
Control
Digital
Filters
DAC Digital
Filters
ADC
Gain
Control
Gain
Control
Gain
Control
GPIO
New Release
G.723.1 VoIP Codec
© 2016 CML Microsystems Plc 2
Product Preview CMX7261 Multi-transcoder IC
Signal Interfacing
In half duplex mode the transcoder output can be sent to one, any two, or all of the possible output ports C-BUS (for transfer to
host controller), PCM (for transfer to external DAC) or analogue audio output.
In full duplex mode a single output must be selected. The input to the transcoder must come from one of the input ports C-BUS
(input data from the host controller), PCM (from the external ADC) or analogue audio input.
Digital Voice Coding Algorithms
The following digital voice coding algorithms are support via Function Image™ upload.
Linear PCM
Speech is sampled with 16 bit words at 8ks/s providing a coded data rate of 64kbits/second.
G.711
The G.711 standard is an ITU recommendation for audio companding. The standard specifies coding of linear PCM speech at
8ks/s into logarithmic PCM speech at 8ks/s – a coded data rate of 64kbits/second. There are two variants: μ-law is used
primarily in North America – codes 14-bit linear PCM to 8-bit logarithmic PCM and A-law is used in the rest of the world
codes 13-bit linear PCM to 8-bit logarithmic PCM.
G.729A
the G.729 standard is an ITU recommendation for coding of speech signals at 8ks/s using conjugate-structure algebraic-code-
excited linear prediction (CS_ACELP) into an 8kbits/s coded bitstream. G.729 annex A provides a reduced-complexity version
at the basic coding rate of 8kbits/s whilst maintaining compatibility with G.729.
CVSD
Continuously variable slope delta modulation (CVSD) is a voice coding technique using delta modulation with variable step
size. CVSD encodes at 1 bit per sample, so that audio sampled at 16kHz is encoded at 16kbits/s. Similarly, audio sampled at
32kHz is encoded at 32kbits/sec.
G.723.1
The G.723.1 is an ITU recommendation for coding speech samples at 8ks/s with a 30ms frame size. This translates to 240 PCM
samples per G.723.1 frame.
The vocoder produces a compressed bit stream at either 5.3kbits/s or 6.3kbits/s depending on the selected mode of
operation. In addition, G.723.1 Annex A defines a discontinuous transmission (DTX) capability.
Encoder
Decoder
Transcoder
Mux
Gain
Control ADC
ADC
Gain
Control
Balanced/Single-ended
Audio Input A
Digital
Filter
Digital
Filter
Balanced/Single-ended
Audio Input B
FIFO Audio Control FIFO Audio
Mux
DAC
Digital
Filter
Gain
Control
DAC
Digital
Filter
Gain
Control
Balanced/Single-ended
Audio Output B
Balanced/Single-ended
Audio Output A
C-BUS Serial Interface
Host µC
CMX7261 Multi-transcoder
Inputs and Outputs PCM Talk-through / PCM Port
External Audio Codec
Audio Input Audio Output
‘ . IHH ‘_ v—
© 2016 CML Microsystems Plc 3
Product Preview CMX7261 Multi-transcoder IC
CMX7261 Electrical Specification Summary
Operating Limits Min Typ Max Unit
Supply Voltage
Digital Supply
Core Supply
Analogue Supply
3.0
1.7
3.0
3.3
1.8
3.3
3.6
1.9
3.6
V
V
V
Operating Temperature -40 - +85 °C
Xtal Frequency 4.0 - 12.288 MHz
External Clock Frequency 9.6 - 24.576 MHz
Current Consumption
Idle Mode
Digital Supply
Analogue Supply
Transcoding mode – DIDD
G.723.1 Decoder 6.3 kbits/sec
G.723.1 Decoder 5.3 kbits/sec
G.723.1 Encoder 6.3 kbits/sec
G.723.1 Encoder 5.3 kbits/sec
G.711 A-law Encoder
G.711 A-law Decoder
G.729A Decoder
G.729A Encoder
CVSD Decoder
CVSD Encoder
-
-
-
-
-
-
-
-
-
-
-
-
670
17
10
10
24
22
4.7
4.6
7.7
19.7
4.4
4.5
-
-
-
-
-
-
-
-
-
-
-
-
µA
µA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
Processing Delays
G.723.1 6.3kbits/sec
G.723.1 5.3kbits/sec
G711 µ-Law
G711 A-Law
PCM
-
-
-
-
-
75
75
15
15
15
-
-
-
-
-
ms
ms
ms
ms
ms
Evaluation / Demonstration
Microcontroller
Emulator
PE0601-7261
CMX7261 Evaluation Kit
OR
PE0003
Universal Interface board
WW mm M" aw Mm rw x A m . a Em (2 un u «m a “w H un: J n17 L n45 p m T m x W v w mg m Wm"; m m mu. m m mm w MAX ELL; MAX mm 1779 1220 m5 m m "m MW Wm mums m Mum WWW m \uqs mm a 1m www.cmlmicro.cam FizrmASlC” CML Micmcircuils % (UK)Ltd COMMUNICATION SEMICONDUCTORS CML Microcircuils % (USA) Inc. COMMUNICATION ssmcowucwns CML Microcircufls % (Singapore)PleLtd COMMUNICATION szwcon/crons
© 2016 CML Microsystems Plc 4
Product Preview CMX7261 Multi-transcoder IC
Phone:
Fax:
Email Sales:
Email Tech Support:
+44 (0) 1621 875500
+44 (0) 1621 875600
Sales@cmlmicro.com
techsupport@cmlmicro.com
+1 336 744 5050
800 638 5577
+1 336 638 5577
us.sales@cmlmicro.com
us.techsupport@cmlmicro.com
+65 62 888129
+65 62 888230
sg.sales@cmlmicro.com
sg.techsupport@cmlmicro.com
CML’s proprietary FirmASIC® component technology reduces cost, time to market and development risk, with increased
flexibility for the designer and end application. FirmASIC® combines Analogue, Digital, Firmware and Memory
technologies in a single silicon platform that can be focused to deliver the right feature mix, performance and price for a
target application family. Specific functions of a FirmASIC® device are determined by uploading its Function Image™
during device initialization. New Function Images™ may be later provided to supplement and enhance device
functions, expanding or modifying end-product features without the need for expensive and time-consuming design changes. FirmASIC® devices provide
significant time to market and commercial benefits over Custom ASIC, Structured ASIC, FPGA and DSP solutions. They may also be exclusively customised
where security or intellectual property issues prevent the use of Application Specific Standard Products (ASSP’s).
FirmASIC , FirmCODEC, RALCWI, Function Image and DuraTALK are trademarks of CML Microsystems Plc.
CMX7261 Package Options
64-pin VQFN Mechanical Outline (Q1)
A
B
C
H
TYP. MAX.
MIN.
DIM.
J
P
T
1.00
0.80
0.05
0.30
0.50
0.00
0.20
0.18
9.00 BSC
9.00 BSC
*
*
NOTE :
*
All dimensions in mm
Angles are in degrees
A & B are reference data and do
not include mold deflash or protrusions.
F7.80
7.00
G7.80
7.00
L0.50
0.30
Index Area 1
Dot
Index Area 2
Dot Chamfer
Index Area 1 is located directly above Index Area 2
Depending on the method of lead termination at the edge of the package, pull back (L1) may be present.
L minus L1 to be equal to, or greater than 0.3mm
The underside of the package has an exposed metal pad which should ideally be soldered to the pcb to enhance the thermal
conductivity and mechanical strength of the package fixing. Where advised, an electrical connection to this metal pad may also
be required
L1 0.15
0
K0.20
0.90
0.25
0.40
Exposed
Metal Pad
For detailed product information visit: www.cmlmicro.com or search for: CMX7261
64-pin LQFP Mechanical Outline (L9)