WIZ820io Manual Datasheet by WIZnet

@Znet WIZSZOio User Manual (Version 1.0) WIZnet ©2011 WIZnet Co., Ltd. All Rights Reserved. For more information, visit our website at httQ:[[www.wiznet.co.kr
WIZ820io User Manual (WIZnet Co., Ltd.)
1
WIZ820io User Manual
(Version 1.0)
©2011 WIZnet Co., Ltd. All Rights Reserved.
☞ For more information, visit our website at http://www.wiznet.co.kr
(4712116
WIZ820io User Manual (WIZnet Co., Ltd.)
2
Document Revision History
Date
Revision
Changes
2011-09-15
V1.0
Official Release
(4712116
WIZ820io User Manual (WIZnet Co., Ltd.)
3
1. Introduction
WIZ820io is the internet offload network module that includes W5200 (TCP/IP
hardwired chip, include PHY), MAG-JACK (RJ45 with X’FMR) with other glue logics.
It can be used as a component and no effort is required to interface W5200 and
Transformer.
The WIZ820io is an ideal option for users who want to develop their Internet
enabling systems rapidly.
For the detailed information on implementation of Hardware TCP/IP, refer
to the W5200 Datasheet.
WIZ820io consists of W5200 and MAG-JACK.
TCP/IP, Ethernet MAC : W5200
Ethernet PHY : Included in W5200
Connector : MAG-JACK(RJ45 with Transformer)
1.1 Feature
Supports 10/100 Base TX
Supports half/full duplex operation
Supports auto-negotiation and auto cross-over detection
IEEE 802.3/802.3u Compliance
Supports high speed SPI Interface (SPI mode 0, 3)
Operates 3.3V with 5V I/O signal tolerance
Supports network status indicator LEDs
Includes Hardware Internet protocols: TCP, IPv4, UDP, ICMP, ARP, PPPoE,
IGMP
Includes Hardware Ethernet protocols: DLC, MAC
Supports 8 independent connections simultaneously
Supports Power down mode
Supports Wake On LAN
Supports Socket API for easy application programming
Interfaces with two 2.54mm pitch 1 x 6 header pin
Very small form factor: 23mm x 25mm (PCB size)
WIZnet GND GND MOSI SCLK nSS nINT GND 3V3D 3V3D PWDN nRESET MISO
WIZ820io User Manual (WIZnet Co., Ltd.)
4
2. Pin assignment & description
2.1 Pin assignment
< TOP side view >
< Pin assignment >
(4712116
WIZ820io User Manual (WIZnet Co., Ltd.)
5
2.2 Pin description
I/O
Pin Name
Description
J1
1
P
GND
Ground
2
P
GND
Ground
3
I
MOSI
SPI Master Out Slave In
This pin is used to SPI MOSI signal pin.
4
I
SCLK
SPI Clock
This pin is used to SPI Clock Signal pin.
5
I
nSS
SPI Slave Select : Active Low
This pin is used to SPI Slave Select signal
Pin when using SPI interface.
6
O
nINT
Interrupt : Active low
This pin indicates that W5200 requires MCU
attention after socket connecting,
disconnecting, data receiving timeout, and
WOL (Wake on LAN). The interrupt is
cleared by writing IR Register or Sn_IR
(Socket n-th Interrupt Register). All
interrupts are maskable.
J2
1
P
GND
Ground
2
P
3V3D
Power : 3.3 V power supply
3
P
3V3D
Power : 3.3 V power supply
4
I
PWDN
Power Down : Active High
This pin is used to power down pin.
Low : Normal Mode Enable
High : Power Down Mode Enable
5
I
nRESET
Reset : This pin is active low input to
initialize or re-initialize W5200.
It should be held at least 2us after low
assert, and wait for at least 150ms after
high de-assert in order for PLL logic to be
stable.
6
O
MISO
SPI Master In Slave Out
This pin is used to SPI MISO signal pin.
(4712116
WIZ820io User Manual (WIZnet Co., Ltd.)
6
3. Device SPI operations
WIZ820io is controlled by a set of instruction that is sent from a external host ,
commonly referred to as the SPI Master. The SPI Master communicates with
W5200 via the SPI bus, which is composed of four signal lines: Slave Chip Select
(nSS), Serial Clock (SCLK), MOSI (Master Out Slave In) and MISO (Master In
Slave Out).
The SPI protocol defines four modes for its operation (Mode 0-3). Each mode
differs according to the SCLK polarity and phase - how the polarity and phase
control the flow of data on the SPI bus. The W5200 operates as SPI Slave device
and supports the most common modes - SPI Mode 0 and 3.
The only difference between SPI Mode 0 and 3 is the polarity of the SCLK signal
at the inactive state. With SPI Mode 0 and 3, data is always latched in on the
rising edge of SCLK and always output on the falling edge of SCLK.
3.1 Process of using general SPI Master device
1. Configure Input/Output direction on SPI Master Device pins.
2. Configure nSCS as ‘High’ on inactive
3. Write target address for transmission on SPDR register (SPI Data Register).
4. Write OP code and data length for transmission on SPDR register.
5. Write desired data for transmission on SPDR register.
6. Configure nSCS as ‘Low’ (data transfer start)
7. Wait for reception complete
8. If all data transmission ends, configure nSCS as ‘High’
Address
OP Code (1bit) + data length n (16bit)
data1
...
data n-1
Byte
0 1 2
Bit
Byte
0 1 2 3 4 5 6 7
n data
< W5200 SPI Frame Format >
WIZnet | nSCS \ I H— MGDU :0123456739101112131415 | | SCLK mum ’— 55 Addres 53 Address awooaooooooooooo 2 we '9191019101919:910101910m0101019101019on0101010101910191919 2 (.3) Address Sequence MOS nSCS —” H— 503t1__ m 17 1a 19 20 2| 22 23 24 25 26 27 28 29 30 31 SCLK III—U'OEU I .— 53 Dan mum 53 pm mm MW HQOOOOOOOOOOOOO '- MISO a OIOXOIOXOIOXOXOIOXOXOIOXOXOXOIOXOXOXOXOX03{01031023101010}. '- (b) OPIDau Length Sequence
WIZ820io User Manual (WIZnet Co., Ltd.)
7
< Address and OP/DATA Length Sequence Diagram >
3.2 Read processing
The READ processing is entered by driving nSS low, followed by the Address, the
OP code, the Data Length and the Data byte on MOSI. The OP code (OP) is
defined type of the READ OP and WIRTE OP. On OP = 0, the read operation is
selected. Otherwise, On OP = 1, the write operation is selected.
In W5200 SPI mode, the Byte READ processing and the burst READ processing
are provided. The Byte READ processing takes 4 instructions which is consist of
the 16-bit Address, the 1-bit OP code(0x0), the 15-bit Data length and 8-bit Data.
Otherwise, The Burst READ processing only takes the Data instruction after the
setting of the burst read processing. To distinguish between the Byte READ and
the burst READ processing, the Data length is used. If the Data length is ‘1,’ the
Byte READ processing is operated. Otherwise, the Burst READ Processing is
operated when the Data length is more than two. The MISO pin should be
selected by driving MISO low after the falling edge of the nSS.
WIZnet nscs mggJ nIz 124344150qu zaszmnnuxsxeavaaxv \ \ 4 5ch ' _l ”mum.“ av WWW,” m. .— mu.”- WW*W@OO*DOOOOOOAOOOOQOOOOGOG ”'50 :5;le ‘ ”$.33!“ .A.A.A.A.A.A.A.A.A.A.A. .2. .A.‘.A.A.A.A.A. .A.A.A.A.A.A.A.A.A.A.A.A.A. .2. nSCS 5ch 4. m mm m mm M m: r 1 4a 4142 43444545 4748 49 so 5‘ 515354 5553 57 55 595051 A2 63 : r r v I‘ | | 1 WA 009000000990000000909900 wso—c ow“wo'o'o'o'o'o'o'o'oo'o'o'o'o'o'o'o'o'o'o'o'o'o9W0owowo'o'owo'o'o 2:2. 1
WIZ820io User Manual (WIZnet Co., Ltd.)
8
< Read Sequence >
/* Pseudo Code for Read data of 8bit per packet */
#define data_read_command 0x00
uint16 addr; // Address : 16bits
int16 data_len; // Data length :15bits
uint8 data_buf[]; // Array for data
SpiSendData(); // Send data from MCU to W5200
SpiRecvData(); // Receive data from W5200 to MCU
{
ISR_DISABLE(); // Interrupt Service Routine disable
CSoff(); // CS=0, SPI start
// SpiSendData
SpiSendData(((addr+idx) & 0xFF00) >> 8); // Address byte 1
SpiSendData((addr+idx) & 0x00FF); // Address byte 2
// Data write command + Data length upper 7bits
SpiSendData((data_read_command| ((data_len& 0x7F00) >> 8)));
// Data length bottom 8bits
SpiSendData((data_len& 0x00FF));
// Read data:On data_len> 1, Burst Read Processing Mode.
for(int idx = 0; idx<data_len; idx++)
{
WIZnet | 012 ‘2‘3‘41517I819 282V103I3133M1535373339 I mm Mam; ow m mm musnm a bu mm m —I3—MO4 9GooBOMOOo91016103191031910191919331. M'somizzm' mmomoxoxoxo{91910191031919mum:03on01006)6>—o0000 nSCS 40 u 42 43 44 45 4s 47 18 49 50 51 52 53 54 55 55 57 Se 59 w 51 62 61 SCLK_‘ 7.,“ mm 4—4 M mu m 5:124 mos-a gmonmay«.m‘mmAp.mm”3.0.9.03.vompmmm H— Mooooooooooaooooooo ,ngzm
WIZ820io User Manual (WIZnet Co., Ltd.)
9
3.3 Write processing
The WRITE processing is entered by driving nSS low, followed by the Address, the
OP code, the Data Length, and the Data byte on MISO.
In W5200 SPI mode, the Byte WRITE processing and the Burst WRITE processing
are provided. The Byte WRITE processing takes 4 instructions which is consist of
the 16-bit Address, the 1-bit OP code(0x1), the 15-bit Data length and 8-bit Data.
Otherwise, The Burst WRITE processing only takes the Data instruction after the
setting of the Burst WRITE processing. To distinguish between the Byte WRITE and
the Burst WRITE processing, the Data length is used. If the Data length is ‘1,’ the
Byte WRITE processing is operated. Otherwise, the Burst WRITE Processing is
operated when the Data length is more than two. The MOSI pin should be selected
by driving MOSI low after the falling edge of the nSS.
< Write Sequence >
SpiSendData(0); // Dummy data
data_buf[idx] = SpiRecvData(idx); // Read data
}
CSon(); // CS=1, SPI end
ISR_ENABLE(); // Interrupt Service Routine disable
}
(4712116 1U
WIZ820io User Manual (WIZnet Co., Ltd.)
10
/* Pseudo Code for Write data of 8bit per packet */
#define data_write_command 0x80
uint16 addr; // Address : 16bits
int16 data_len; // Data length :15bits
uint8 data_buf[]; // Array for data
{
SpiSendData(); //Send data from MCU to W5200
ISR_DISABLE();// Interrupt Service Routine disable
CSoff();// CS=0, SPI start
SpiSendData(((addr+idx) & 0xFF00) >> 8); // Address byte 1
SpiSendData((addr+idx) & 0x00FF); // Address byte 2
// Data write command + Data length upper 7bits
SpiSendData((data_write_command | ((data_len& 0x7F00) >> 8)));
// Data length bottom 8bits
SpiSendData((data_len& 0x00FF));
// Write data: On data_len> 1, Burst Write Processing Mode.
for(int idx = 0; idx<data_len; idx++)
SpiSendData(data_buf[idx]);
CSon(); // CS=1, SPI end
IINCHIP_ISR_ENABLE(); // Interrupt Service Routine disable
}
(4712116 11
WIZ820io User Manual (WIZnet Co., Ltd.)
11
4. Timing diagram
4.1 Reset Timing
nRST TPL
TRC
PLOCK
(Internal)
Symbol
Description
Min
Max
TRC
Reset Cycle Time
2 us
-
TPL
nRST internal PLOCK
-
150 ms
@Znet H HI I J\F{ve/\j/\ / ATV/fl >< k="" x="" e="" 3‘="" 1t="">
WIZ820io User Manual (WIZnet Co., Ltd.)
12
4.2 SPI Timing
nSCS
SCLK
MOSI
MISO
TWH TWL
HI-Z HI-Z
VIH
VIL
VIH
VIL
VIH
VIL
VOH
VOL
TDS TDH
TDH TCHZ
TOV
TCSS
TCS
TCSH
Symbol
Description
Min
Max
Units
FSCK
SCK Clock Frequency
80
MHz
TWH
SCK High Time
6
ns
TWL
SCK Low Time
6
ns
TCS
nSCS High Time
5
ns
TCSS
nSCS Hold Time
5
-
ns
TCSH
nSCS Hold Time
5
ns
TDS
Data In Setup Time
3
ns
TDH
Data In Hold Time
3
ns
TOV
Output Valid Time
5
ns
TOH
Output Hold Time
0
ns
TCHZ
nSCS High to Output Hi-Z
5
ns
7|. \/,\ \Z/\/ \7 1 /\/\/\/\/\ D. 6 13 (4712mm
WIZ820io User Manual (WIZnet Co., Ltd.)
13
5. Dimensions
Symbol
Dimension(mm)
Symbol
Dimension(mm)
A
23.00
G
1.34
B
20.32 (2.54 x 8)
H
2.50 (+/- 0.50)
C
1.34
I
6.40
D
2.11
J
2.54
E
16.10
K
5.80
F
2.11
L
25.00
WIZnet fig {55 JL. EEE‘ E § 14
WIZ820io User Manual (WIZnet Co., Ltd.)
14
6. Reference Schematics
@Znet sa‘es@wiznet.co.kr 1b
WIZ820io User Manual (WIZnet Co., Ltd.)
15
7. Warranty
WIZnet Co., Ltd. offers the following limited warranties applicable only to the
original purchaser. This offer is non-transferable.
WIZnet warrants our products and its parts against defects in materials and
workmanship under normal use for period of standard ONE(1) YEAR for the
WIZ820io module and labor warranty after the date of original retail purchase.
During this period, WIZnet will repair or replace a defective products or part free of
charge.
Warranty Conditions:
1. The warranty applies only to products distributed by WIZnet or our official
distributors.
2. The warranty applies only to defects in material or workmanship as
mentioned above in 3.Warranty. The warranty applies only to defects which
occur during normal use and does not extend to damage to products or
parts which results from alternation, repair, modification, faulty installation
or service by anyone other than someone authorized by WIZnet ; damage
to products or parts caused by accident, abuse, or misuse, poor
maintenance, mishandling, misapplication, or used in violation of
instructions furnished by us ; damage occurring in shipment or any damage
caused by an act of God, such as lightening or line surge.
Procedure for Obtaining Warranty Service
1. Contact an authorized distributors or dealer of WIZnet for obtaining an RMA
(Return Merchandise Authorization) request form within the applicable
warranty period.
2. Send the products to the distributors or dealers together with the completed
RMA request form. All products returned for warranty must be carefully
repackaged in the original packing materials.
3. Any service issue, please contact to sales@wiznet.co.kr