Flip Flops

Results: 2
Series
4000B74HCS
Packaging
Cut Tape (CT)Digi-Reel®Tape & Reel (TR)Tube
Clock Frequency
24 MHz74 MHz
Max Propagation Delay @ V, Max CL
15ns @ 6V, 50pF90ns @ 15V, 50pF
Trigger Type
Negative EdgePositive Edge
Current - Output High, Low
6.8mA, 6.8mA7.8mA, 7.8mA
Voltage - Supply
2V ~ 6V3V ~ 18V
Current - Quiescent (Iq)
2 µA4 µA
Operating Temperature
-55°C ~ 125°C (TA)-40°C ~ 125°C (TA)
Supplier Device Package
14-SOIC14-TSSOP
Package / Case
14-SOIC (0.154", 3.90mm Width)14-TSSOP (0.173", 4.40mm Width)
Stocking Options
Environmental Options
Media
Marketplace Product
2Results

Showing
of 2
Compare
Mfr Part #
Quantity Available
Price
Series
Package
Product Status
Function
Type
Output Type
Number of Elements
Number of Bits per Element
Clock Frequency
Max Propagation Delay @ V, Max CL
Trigger Type
Current - Output High, Low
Voltage - Supply
Current - Quiescent (Iq)
Input Capacitance
Operating Temperature
Grade
Qualification
Mounting Type
Supplier Device Package
Package / Case
14-TSSOP
SN74HCS72QPWRQ1
IC FF D-TYPE DUAL 2BIT 14TSSOP
Texas Instruments
3,752
In Stock
1 : ¥5.01000
Cut Tape (CT)
2,000 : ¥1.78640
Tape & Reel (TR)
Tape & Reel (TR)
Cut Tape (CT)
Digi-Reel®
Active
Set(Preset) and Reset
D-Type
Complementary
2
1
74 MHz
15ns @ 6V, 50pF
Negative Edge
7.8mA, 7.8mA
2V ~ 6V
2 µA
5 pF
-40°C ~ 125°C (TA)
Automotive
AEC-Q100
Surface Mount
14-TSSOP
14-TSSOP (0.173", 4.40mm Width)
14-SOIC
CD4013BM
IC FF D-TYPE DUAL 1BIT 14SOIC
Texas Instruments
2,104
In Stock
1 : ¥9.36000
Tube
Tube
Active
Set(Preset) and Reset
D-Type
Complementary
2
1
24 MHz
90ns @ 15V, 50pF
Positive Edge
6.8mA, 6.8mA
3V ~ 18V
4 µA
5 pF
-55°C ~ 125°C (TA)
-
-
Surface Mount
14-SOIC
14-SOIC (0.154", 3.90mm Width)
Showing
of 2

Flip Flops


Flip-flops are elementary digital memory devices capable of storing a single logic state or "bit" of information. They have at least two inputs; one or more to communicate the data to be stored and another to indicate the point in time to store it. Different flip-flop types such as D (delay), SR (Set-Reset), and JK respond differently to the signals presented to their inputs and can be used to implement different logical functions. They differ from latches in that they are edge sensitive devices, whose retained logic state changes only at the moment a valid clock signal is received.