Flip Flops

Results: 2
Packaging
Cut Tape (CT)Digi-Reel®Tape & Reel (TR)
Function
ResetSet(Preset) and Reset
Output Type
ComplementaryNon-Inverted
Clock Frequency
175 MHz200 MHz
Max Propagation Delay @ V, Max CL
4.4ns @ 5V, 50pF5ns @ 5V, 50pF
Input Capacitance
3 pF5 pF
Supplier Device Package
SM8SOT-23-6
Package / Case
8-LSSOP, 8-MSOP (0.110", 2.80mm Width)SOT-23-6
Stocking Options
Environmental Options
Media
Marketplace Product
2Results

Showing
of 2
Compare
Mfr Part #
Quantity Available
Price
Series
Package
Product Status
Function
Type
Output Type
Number of Elements
Number of Bits per Element
Clock Frequency
Max Propagation Delay @ V, Max CL
Trigger Type
Current - Output High, Low
Voltage - Supply
Current - Quiescent (Iq)
Input Capacitance
Operating Temperature
Mounting Type
Supplier Device Package
Package / Case
SOT-23-6 PKG
SN74LVC1G175DBVR
IC FF D-TYPE SNGL 1BIT SOT23-6
Texas Instruments
18,441
In Stock
1 : ¥3.12000
Cut Tape (CT)
3,000 : ¥0.58040
Tape & Reel (TR)
Tape & Reel (TR)
Cut Tape (CT)
Digi-Reel®
Active
Reset
D-Type
Non-Inverted
1
1
175 MHz
5ns @ 5V, 50pF
Positive Edge
32mA, 32mA
1.65V ~ 5.5V
10 µA
3 pF
-40°C ~ 125°C (TA)
Surface Mount
SOT-23-6
SOT-23-6
8-LSSOP
SN74LVC2G74DCTR
IC FF D-TYPE SNGL 1BIT SM8
Texas Instruments
4,224
In Stock
1 : ¥5.17000
Cut Tape (CT)
3,000 : ¥2.00428
Tape & Reel (TR)
Tape & Reel (TR)
Cut Tape (CT)
Digi-Reel®
Active
Set(Preset) and Reset
D-Type
Complementary
1
1
200 MHz
4.4ns @ 5V, 50pF
Positive Edge
32mA, 32mA
1.65V ~ 5.5V
10 µA
5 pF
-40°C ~ 125°C (TA)
Surface Mount
SM8
8-LSSOP, 8-MSOP (0.110", 2.80mm Width)
Showing
of 2

Flip Flops


Flip-flops are elementary digital memory devices capable of storing a single logic state or "bit" of information. They have at least two inputs; one or more to communicate the data to be stored and another to indicate the point in time to store it. Different flip-flop types such as D (delay), SR (Set-Reset), and JK respond differently to the signals presented to their inputs and can be used to implement different logical functions. They differ from latches in that they are edge sensitive devices, whose retained logic state changes only at the moment a valid clock signal is received.