Settings
Fast Delivery
Free Shipping
Incoterms
Payment Types
Marketplace Product
CD54,74HC(T)190,191 Datasheet by Texas Instruments
U
[ J
E i
A
O m [ 4 '3 1 —
O Look-Ahead Carry for High-Speed Counting D/U [5 12]
O Balanced Propagation Delays and Qc [5 ‘i 1
Transition Times QD [7 ‘0]
0 Standard Outputs Drive Up To 15 LS-TI'L GND [3 9]
Loads
0 Significant Power Reduction Compared to
LS-TTL Logic le
description/ordering iniormation
The CD54/74HCi 90 are asynchronousiy presettable BCD decade counters, whereas th
CD54/74HCT191 are asynchronously presettabie binary counters.
Presetting the counter to the number on preset data inputs (ArD) is accomplished by
parallel load (LOAD) input. Counting occurs when LOAD is high, count enable (CTEN) is
(D/U) input is either high ior down counting or low for up counting. The counter is decrem
synchronously with the Iowrtorhigh transition of the ciock.
ORDERING INFORMATION
TA “may pi'é‘r’iti’ifééa 332$:
CD74HC|90E CD74HC190E
PDiF , E Tube ml 25 CD74HC|9|E CD74HC191 E
CD74HCTiSi E CD74HCT19| E
Tube oI 40 CD74HC|9|M
Reei oI 2500 CD74HC|9|M95 HC191M
SOiC ' M Reei cl 250 CD74HCiSiMT
Tube cl 40 CD74HCTiSi M HCTiQiM
45°C ‘° ‘25”: sop , NS Reei cl 20m: CD74HC|90NSR HCWOM
Tube cl 90 CD74HCISOPW
rssop , PW Reei cl 20m: CD74HCiSOPWR HJieo
Reei cl 250 CD74HCiSOPWT
costHCtgoFaA CDSAHCiQOFG
CDiF , F Tube at 25 CD54HC|91F3A CDSAHCiQi F3
CD54HCTiSi FSA CDSAHCTiQi F
TPackage drawings standard packing quantities tnermai data, symbolizaiion and PCB a
guideiines are avaiiabie at www ti.ccm/sc/package.
Piease be aware that an important notice concerning avatiabiiity, standard warranty, and use
Texas instruments semiconductor products and disciaimers thereto appears at the end cl this data sh
pannucrtmt nArA .. a current A: M‘yu Copyright (2 zoos,
at
nemanmmwt.‘ Mandi. u I
;::.;'..'t'.':..t.:;:‘W" M... We . TEXAS
INSTRUMENTS
POST OFFICE aox 555303 - DALLAS. TEXAS 752s5
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
D2-V to 6-V VCC Operation (’HC190, 191)
D4.5-V to 5.5-V VCC Operation (’HCT191)
DWide Operating Temperature Range of
−55°C to 125°C
DSynchronous Counting and Asynchronous
Loading
DTwo Outputs for n-Bit Cascading
DLook-Ahead Carry for High-Speed Counting
DBalanced Propagation Delays and
Transition Times
DStandard Outputs Drive Up To 15 LS-TTL
Loads
DSignificant Power Reduction Compared to
LS-TTL Logic ICs
description/ordering information
The CD54/74HC190 are asynchronously presettable BCD decade counters, whereas the CD54/74HC191 and
CD54/74HCT191 are asynchronously presettable binary counters.
Presetting the counter to the number on preset data inputs (A−D) is accomplished by a low asynchronous
parallel load (LOAD) input. Counting occurs when LOAD is high, count enable (CTEN) is low, and the down/up
(D/U) input is either high for down counting or low for up counting. The counter is decremented or incremented
synchronously with the low-to-high transition of the clock.
ORDERING INFORMATION
TAPACKAGE†ORDERABLE
PART NUMBER TOP-SIDE
MARKING
CD74HC190E CD74HC190E
PDIP − E Tube of 25 CD74HC191E CD74HC191E
PDIP − E
Tube of 25
CD74HCT191E CD74HCT191E
Tube of 40 CD74HC191M
SOIC − M
Reel of 2500 CD74HC191M96 HC191M
SOIC − M Reel of 250 CD74HC191MT
HC191M
−55°C to 125°C
Tube of 40 CD74HCT191M HCT191M
−55°C to 125°CSOP − NS Reel of 2000 CD74HC190NSR HC190M
Tube of 90 CD74HC190PW
TSSOP − PW Reel of 2000 CD74HC190PWR HJ190
TSSOP − PW
Reel of 250 CD74HC190PWT
HJ190
CD54HC190F3A CD54HC190F3A
CDIP − F Tube of 25 CD54HC191F3A CD54HC191F3A
CDIP − F
Tube of 25
CD54HCT191F3A CD54HCT191F3A
†Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Copyright 2003, Texas Instruments Incorporated
!" # $%&" !# '%()$!" *!"&+
*%$"# $ " #'&$$!"# '& ",& "&# &-!# #"%&"#
#"!*!* .!!"/+ *%$" '$&##0 *&# " &$&##!)/ $)%*&
"&#"0 !)) '!!&"&#+
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
CD54HC190, 191; CD54HCT191...F PACKAGE
CD74HC190 . . . E, NS, OR PW PACKAGE
CD74HC191, CD74HCT191 ...E OR M PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
B
QB
QA
CTEN
D/U
QC
QD
GND
VCC
A
CLK
RCO
MAX/MIN
LOAD
C
D
'*%$"# $')!" " 121343 !)) '!!&"&# !& "&#"&*
%)&## ",&.#& "&*+ !)) ",& '*%$"# '*%$"
'$&##0 *&# " &$&##!)/ $)%*& "&#"0 !)) '!!&"&#+
HH
‘9 TEXAS
INSTRUMENTS
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
2POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
description/ordering information (continued)
When an overflow or underflow of the counter occurs, the MAX/MIN output, which is low during counting, goes
high and remains high for one clock cycle. This output can be used for look-ahead carry in high-speed cascading
(see Figure 1). The MAX/MIN output also initiates the ripple clock (RCO) output, which normally is high, goes
low, and remains low for the low-level portion of the clock pulse. These counters can be cascaded using RCO
(see Figure 2).
If a decade counter is preset to an illegal state or assumes an illegal state when power is applied, it returns to
the normal sequence in one or two counts, as shown in the state diagrams (see Figure 3).
FUNCTION TABLE
INPUTS
FUNCTION
LOAD CTEN D/U CLK
FUNCTION
H L L Count up
H L H Count down
L X X X Asynchronous preset
H H X X No change
D/U or CTEN should be changed only when clock is high.
X = Don’t care
Low-to-high clock transition
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
’HC190 logic diagram
A
D/U
14
4
5
11
CLK
LOAD
32
LOAD
FF0
DATA
CLK
T
Q
Q
LOAD
FF1
DATA
CLK
T
Q
Q
B
15 1
b
c
d
e
f
g
h
i
k
j
l
m
n
o
p
QAQB
CTEN
‘9 TEXAS
INSTRUMENTS
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
4POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
’HC190 logic diagram (continued)
LOAD
FF2
DATA
CLK
T
Q
Q
LOAD
FF3
DATA
CLK
T
Q
Q
7
D
13
9
b
c
d
e
f
g
h
i
k
j
l
m
n
C10
6
o
p
12 MAX/MIN
RCO
QCQD
M
i
‘4‘ TEXAS
INSTRUMENTS
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
’HC191, ’HCT191 logic diagram
C
LK
D/U
LOAD
LOAD
FF0
DATA
CLK
T
Q
Q
LOAD
FF1
DATA
CLK
T
Q
Q
LOAD
FF2
DATA
CLK
T
Q
Q
A
14
4
5
11
32
B
15 1
b
c
d
e
f
g
h
i
k
j
l
M
N
C
10
6
C
TEN
QAQC
QB
‘9 TEXAS
INSTRUMENTS
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
6POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
’HC191, ’HCT191 logic diagram (continued)
RCO
LOAD
FF3
DATA
CLK
T
Q
Q
13
b
c
d
e
f
g
h
i
k
j
l
m
n
D
9
7
12 MAX/MIN
QD
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
’HC190 and ’HC191/HCT191 flip-flop
Q
CLK
CL
np
Q
T
CLK
CK
CLK
CLK
CLK
CL
CLK
LOAD
LOAD
LOAD
LOAD
p
nn
p
DATA
LOAD
np
p
n
np
INSTRUMENTS
‘4" TEXAS
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
8POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
typical load, count, and inhibit sequence for ’HC190
The following sequence is illustrated below:
1. Load (preset) to BCD 7
2. Count up to 8, 9 (maximum), 0, 1, and 2
3. Inhibit
4. Count down to 1, 0 (minimum), 9, 8, and 7
Parallel Load
Preset
Input
Data
P0
P1
P2
P3
Clock
Down/Up
Clock Enable
Q0
Q1
Q2
Q3
Terminal Count
Ripple Clock
Load
H
H
789012 2210987
L
L
L
L
H
H
H
H
H
L
L L
L
H
Count Up Inhibit
Count Down
|_______________________________
INSTRUMENTS
‘4; TEXAS
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
typical load, count, and inhibit sequence for ’HC191 and ’HCT191
The following sequence is illustrated below:
1. Load (preset) to binary 13
2. Count up to 14, 15 (maximum), 0, 1, and 2
3. Inhibit
4. Count down to 1, 0 (minimum), 15, 14, and 13
Data
Inputs
Data
Outputs
LOAD
A
B
C
D
CLK
D/U
CTEN
MAX/MIN
QA
QB
QC
QD
Load
Count Up Inhibit
13 14 15 0 1 2
RCO
Count Down
2210151413
L
H
H
L
H
L
‘9 TEXAS
INSTRUMENTS
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CE
CP TC
CE
CP TC
CE
CP TC
D/U
Direction
Control
Enable
Clock
D/U D/U
Figure 1. ’HC190 Synchronous n-Stage Counter With Parallel Gated Terminal Count
CE
CP
RC
CE
CP
RC
CE
CP
RC
Direction
Control
Enable
Clock
D/U D/U D/U
Figure 2. ’HC191, ’HCT191 Synchronous n-Stage Counter With Parallel Gated Terminal Count
NOTE: Illegal states in BCD counters corrected in one count
234
5
6
7
89101112
13
14
15
10
Count Up
NOTE: Illegal states in BCD counters corrected in one or two counts
234
5
6
7
89101112
13
14
15
10
Count Down
Figure 3. ’HC190 State Diagram
Vcc
le Highrlevel mpm voltage
Lowleve‘ mpm vanage
\nput transmon (use and {am nme
V TEXAS
INSTRUMENTS
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
11
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, VCC −0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, IIK (VI < 0 or VI > VCC) (see Note 1) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 1) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous output drain current per output, IO (VO = 0 to VCC) ±35 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous output source or sink current per output, IO (VO = 0 to VCC) ±25 mA. . . . . . . . . . . . . . . . . . . . . . .
Continuous current through VCC or GND ±50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance, θJA (see Note 2): E package 67°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
M package 73°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
NS package 64°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PW package 108°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, Tstg −65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
†Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions for ’HC190 and ’HC191 (see Note 3)
TA = 25°CTA = −55°C
TO 125°CTA = −40°C
TO 85°C
UNIT
MIN MAX MIN MAX MIN MAX
UNIT
VCC Supply voltage 2 6 2 6 2 6 V
VCC = 2 V 1.5 1.5 1.5
V
IH
High-level input voltage VCC = 4.5 V 3.15 3.15 3.15 V
VIH
High-level input voltage
VCC = 6 V 4.2 4.2 4.2
V
VCC = 2 V 0.5 0.5 0.5
V
IL
Low-level input voltage VCC = 4.5 V 1.35 1.35 1.35 V
VIL
Low-level input voltage
VCC = 6 V 1.8 1.8 1.8
V
VIInput voltage 0 VCC 0 VCC 0 VCC V
VOOutput voltage 0 VCC 0 VCC 0 VCC V
VCC = 2 V 1000 1000 1000
t
t
Input transition (rise and fall) time VCC = 4.5 V 500 500 500 ns
tt
Input transition (rise and fall) time
VCC = 6 V 400 400 400
ns
NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
recommended operating conditions for ’HCT191 (see Note 4)
TA = 25°CTA = −55°C
TO 125°CTA = −40°C
TO 85°C
UNIT
MIN MAX MIN MAX MIN MAX
UNIT
VCC Supply voltage 4.5 5.5 4.5 5.5 4.5 5.5 V
VIH High-level input voltage 2 2 2 V
VIL Low-level input voltage 0.8 0.8 0.8 V
VIInput voltage VCC VCC VCC V
VOOutput voltage VCC VCC VCC V
ttInput transition (rise and fall) time 500 500 500 ns
NOTE 4: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
PARAMETER TEST CONDITIONS
vl : vm or vlL
vl : vm or vlL
vl : VCC
vl : VCC
PARAMETER TEST CONDITIONS
‘9 TEXAS
INSTRUMENTS
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
’HC190, ’HC191
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
TA = 25°CTA = −55°C
TO 125°CTA = −40°C
TO 85°C
UNIT
PARAMETER
TEST CONDITIONS
VCC
MIN MAX MIN MAX MIN MAX
UNIT
2 V 1.9 1.9 1.9
I
OH
= −20 µA4.5 V 4.4 4.4 4.4
V
OH
V
I
= V
IH
or V
IL
IOH = −20 µA
6 V 5.9 5.9 5.9 V
VOH
VI = VIH or VIL
IOH = −4 mA 4.5 V 3.98 3.7 3.84
V
IOH = −5.2 mA 6 V 5.48 5.2 5.34
2 V 0.1 0.1 0.1
I
OL
= 20 µA4.5 V 0.1 0.1 0.1
V
OL
V
I
= V
IH
or V
IL
IOL = 20 µA
6 V 0.1 0.1 0.1 V
VOL
VI = VIH or VIL
IOL = 4 mA 4.5 V 0.26 0.4 0.33
V
IOL = 5.2 mA 6 V 0.26 0.4 0.33
IIVI = VCC or 0 6 V ±0.1 ±1±1µA
ICC VI = VCC or 0, IO = 0 6 V 8 160 80 µA
Ci10 10 10 pF
’HCT191
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
TA = 25°CTA = −55°C
TO 125°CTA = −40°C
TO 85°C
UNIT
PARAMETER
TEST CONDITIONS
VCC
MIN TYP MAX MIN MAX MIN MAX
UNIT
VOH
VI = VIH or VIL
IOH = −20 µA
4.5 V
4.4 4.4 4.4
V
VOH VI = VIH or VIL IOH = −4 mA 4.5 V 3.98 3.7 3.84 V
VOL
VI = VIH or VIL
IOL = 20 µA
4.5 V
0.1 0.1 0.1
V
VOL VI = VIH or VIL IOL = 4 mA 4.5 V 0.26 0.4 0.33 V
IIVI = VCC to GND 5.5 V ±0.1 ±1±1µA
ICC VI = VCC or 0, IO = 0 5.5 V 8 160 80 µA
∆ICC†One input at VCC − 2.1 V,
Other inputs at 0 or VCC 4.5 V to 5.5 V 100 360 490 450 µA
Ci10 10 10 pF
†Additional quiescent supply current per input pin, TTL inputs high, 1 unit load
HCT INPUT LOADING TABLE
INPUTS UNIT LOADS
A-D 0.4
CLK 1.5
LOAD 1.5
D/U 1.2
CTEN 1.5
Unit load is nICC limit specified in electrical
characteristics table, (e.g., 360 µA max at 25°C).
'clock Clock ’requencyT
LOAD low
CLK mgh or w
Data heme LOADT
1% Setup «me CTEN belure CLKT
D/U belare CLKT
Data berre LOADT
Hold lwme CTEN belore CLKT
D/U belore CLKT
1m Recovery time LOAD Inacuve heme CLKT
V TEXAS
INSTRUMENTS
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
13
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
’HC190, ’HC191 timing requirements over recommended operating free-air temperature range
(unless otherwise noted) (see Figure 4)
VCC
TA = 25°CTA = −55°C
TO 125°CTA = −40°C
TO 85°C
UNIT
VCC
MIN MAX MIN MAX MIN MAX
UNIT
2 V 645
f
clock
Clock frequency†4.5 V 30 20 25 MHz
fclock
Clock frequency†
6 V 35 23 29
MHz
2 V 80 120 100
LOAD low 4.5 V 16 24 20
tw
Pulse duration
LOAD low
6 V 14 20 17
ns
twPulse duration 2 V 100 150 125 ns
CLK high or low 4.5 V 20 30 25
CLK high or low
6 V 17 26 21
2 V 60 90 75
Data before LOAD↑4.5 V 12 18 15
Data before LOAD↑
6 V 10 15 13
2 V 60 90 75
t
su
Setup time CTEN before CLK↑4.5 V 12 18 15 ns
tsu
Setup time
CTEN before CLK↑
6 V 10 15 13
ns
2 V 90 135 115
D/U before CLK↑4.5 V 18 27 23
D/U before CLK↑
6 V 15 23 20
2 V 222
Data before LOAD↑4.5 V 222
Data before LOAD
6 V 222
2 V 222
t
h
Hold time CTEN before CLK↑4.5 V 222ns
th
Hold time
CTEN before CLK
6 V 222
ns
2 V 000
D/U before CLK↑4.5 V 000
D/U before CLK
6 V 000
2 V 60 90 75
t
rec
Recovery time LOAD inactive before CLK↑4.5 V 12 18 15 ns
trec
Recovery time
LOAD inactive before CLK↑
6 V 10 15 13
ns
†Applies to noncascaded operation only. With cascaded counters, clock-to-terminal count propagation delays, CTEN-to-clock setup times, and
CTEN-to-clock hold times determine maximum clock frequency. For example, with these HC devices:
fmax(CLK)+1
CLK-to-MAXńMIN propagation delay )CTEN-to-CLK setup time )CTEN-to-CLK hold time +1
42 )12 )2[18 MHz
PARAMETER
/Iururr\ /n|l'rn|l'r\ nAnAnrrAuh: VCC
b TEXAS
INSTRUMENTS
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
14 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
’HC190, ’HC191
switching characteristics over recommended operating free-air temperature range (unless
otherwise noted) (see Figure 4)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
LOAD
CAPACITANCE
VCC
TA = 25°CTA = −55°C
TO 125°CTA = −40°C
TO 85°C
UNIT
PARAMETER
(INPUT)
(OUTPUT)
CAPACITANCE
VCC
MIN TYP MAX MIN MAX MIN MAX
UNIT
2 V 6 4 5
f
max
4.5 V 30 20 25 MHz
fmax
6 V 35 23 29
MHz
2 V 195 295 245
LOAD
Q
C
L
= 50 pF 4.5 V 39 59 49
LOAD Q
CL = 50 pF
6 V 33 50 42
CL = 15 pF 5 V 16
2 V 175 265 220
A, B, C,
Q
C
L
= 50 pF 4.5 V 35 53 44
A, B, C,
or D Q
CL = 50 pF
6 V 30 45 37
or D
CL = 15 pF 5 V 14
2 V 170 255 215
CLK
Q
C
L
= 50 pF 4.5 V 34 51 43
CLK Q
CL = 50 pF
6 V 29 43 37
CL = 15 pF 5 V 14
2 V 125 190 155
CLK
RCO
C
L
= 50 pF 4.5 V 25 38 31
CLK RCO
CL = 50 pF
6 V 21 32 26
tpd
CL = 15 pF 5 V 10
ns
tpd 2 V 210 315 265 ns
CLK
MAX/MIN
C
L
= 50 pF 4.5 V 42 63 53
CLK MAX/MIN
CL = 50 pF
6 V 36 54 45
CL = 15 pF 5 V 18
2 V 150 225 190
D/U
RCO
C
L
= 50 pF 4.5 V 30 45 38
D/U RCO
CL = 50 pF
6 V 26 38 33
CL = 15 pF 5 V 12
2 V 165 250 205
D/U
MAX/MIN
C
L
= 50 pF 4.5 V 33 50 41
D/U MAX/MIN
CL = 50 pF
6 V 28 43 35
CL = 15 pF 5 V 13
2 V 125 190 155
CTEN
RCO
C
L
= 50 pF 4.5 V 25 38 31
CTEN RCO
CL = 50 pF
6 V 21 32 26
CL = 15 pF 5 V 10
2 V 75 110 95
t
t
Any C
L
= 50 pF 4.5 V 15 22 19 ns
tt
Any
CL = 50 pF
6 V 13 19 16
ns
Setup time
Hold me
PARAMETER Vcc
'm ax
V TEXAS
INSTRUMENTS
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
15
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
’HCT191
timing requirements over recommended operating free-air temperature range VCC = 4.5 V (unless
otherwise noted) (see Figure 5)
TA = 25°CTA = −55°C
TO 125°CTA = −40°C
TO 85°C
UNIT
MIN MAX MIN MAX MIN MAX
UNIT
fclock Clock frequency 30 20 25 MHz
tw
Pulse duration
LOAD low 16 24 20
ns
twPulse duration CLK high or low 20 30 25 ns
Data before LOAD↑12 18 15
t
su
Setup time CTEN before CLK↑12 18 15 ns
tsu
Setup time
D/U before CLK↑18 27 23
ns
Data before LOAD↑222
thHold time CTEN before CLK↑222ns
th
Hold time
D/U before CLK↑000
ns
trec Recovery time LOAD inactive before CLK↑12 18 15 ns
’HCT191
switching characteristics over recommended operating free-air temperature range (unless
otherwise noted) (see Figure 5)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
LOAD
CAPACITANCE
VCC
TA = 25°CTA = −55°C
TO 125°CTA = −40°C
TO 85°C
UNIT
PARAMETER
(INPUT)
(OUTPUT)
CAPACITANCE
VCC
MIN TYP MAX MIN MAX MIN MAX
UNIT
fmax 4.5 V 30 20 25 MHz
LOAD
Q
CL = 50 pF 4.5 V 40 60 50
LOAD QCL = 15 pF 5 V 17
A, B, C,
Q
CL = 50 pF 4.5 V 38 57 48
A, B, C,
or D QCL = 15 pF 5 V 16
CLK
RCO
CL = 50 pF 4.5 V 35 53 44
CLK RCO CL = 15 pF 5 V 14
CLK
Q
CL = 50 pF 4.5 V 27 41 34
tpd
CLK Q CL = 15 pF 5 V 11
ns
tpd
CLK
MAX/MIN
CL = 50 pF 4.5 V 42 63 53 ns
CLK MAX/MIN CL = 15 pF 5 V 18
D/U
RCO
CL = 50 pF 4.5 V 30 45 38
D/U RCO CL = 15 pF 5 V 12
D/U
MAX/MIN
CL = 50 pF 4.5 V 38 57 48
D/U MAX/MIN CL = 15 pF 5 V 16
CTEN
RCO
CL = 50 pF 4.5 V 27 41 34
CTEN RCO CL = 15 pF 5 V 11
ttAny CL = 50 pF 4.5 V 15 22 19 ns
cpd Pawer dwssupatwon capacutance
‘9 TEXAS
INSTRUMENTS
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
16 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
operating characteristics, VCC = 5 V, TA = 25°C
PARAMETER TYP UNIT
’HC190 59
Cpd Power dissipation capacitance ’HC191 55 pF
Cpd
Power dissipation capacitance
’HCT191 68
pF
T
Tesl
From ompm P°i"‘
Under Test
CL
(see Nole A) T E
\
4m aw
‘4‘ TEXAS
INSTRUMENTS
Pos
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
17
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION − ’HC190, ’HC191
Test
Point
From Output
Under Test
CL
(see Note A)
VCC
S1
S2
LOAD CIRCUIT
PARAMETER
tPZH
tpd or tt
tdis
ten tPZL
tPHZ
tPLZ
Open Closed
S1
Closed Open
S2
Open Closed
Closed Open
Open Open
NOTES: A. CL includes probe and test-fixture capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr = 6 ns, tf = 6 ns.
D. For clock inputs, fmax is measured with the input duty cycle at 50%.
E. The outputs are measured one at a time with one input transition per measurement.
F. tPLZ and tPHZ are the same as tdis.
G. tPZL and tPZH are the same as ten.
H. tPLH and tPHL are the same as tpd.
RL = 1 kΩ
VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES
th
tsu
50% VCC
50% VCC
50% 10%10%
90% 90%
VCC
VCC
0 V
0 V
trtf
Reference
Input
Data
Input
VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES
50% VCC
50% VCC
50% 10%10%
90% 90%
VCC
VOH
VOL
0 V
trtf
Input
In-Phase
Output
50% VCC
tPLH tPHL
50% VCC 50%
10% 10%
90%90% VOH
VOL
tr
tf
tPHL tPLH
Out-of-Phase
Output
0 V
tw
VOLTAGE WAVEFORMS
PULSE DURATION
Input 50% VCC
50% VCC
VCC
Output
Control
Output
Waveform 1
(see Note B)
Output
Waveform 2
(see Note B)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
≈VC
C
0 V
50% VCC 10%
50% VCC ≈0 V
VOLTAGE WAVEFORMS
OUTPUT ENABLE AND DISABLE TIMES
50% VCC 50% VCC
90%
VCC
VOLTAGE WAVEFORMS
RECOVERY TIME
50% VCC
VCC
0 V
LOAD
Input
CLK 50% VCC
VCC
trec
0 V
Figure 4. Load Circuit and Voltage Waveforms
T
Test
From Oulpul PM“
Under Tesl
CL
(see Note A) E
k at ‘ x ‘
1 ‘ f 1, 4 r 4‘ r
\ \ \
x w x M
x a w \ 4 f ,7,
f M f a‘ 4“ ie +1 ‘V
‘ if,
at m a w
¢4‘TEXAS
INSTRUMENTS
18 POST
SCHS275E − MARCH 2002 − REVISED OCTOBER 2003
18 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION − ’HCT191
Test
Point
From Output
Under Test
CL
(see Note A)
V
CC
S1
S2
LOAD CIRCUIT
PARAMETER
tPZH
tpd or tt
tdis
ten tPZL
tPHZ
tPLZ
Open Closed
S1
Closed Open
S2
Open Closed
Closed Open
Open Open
NOTES: A. CL includes probe and test-fixture capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr = 6 ns, tf = 6 ns.
D. For clock inputs, fmax is measured with the input duty cycle at 50%.
E. The outputs are measured one at a time with one input transition per measurement.
F. tPLZ and tPHZ are the same as tdis.
G. tPZL and tPZH are the same as ten.
H. tPLH and tPHL are the same as tpd.
RL = 1 kΩ
VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES
th
tsu
50% VCC
50% VCC
50% 10%10%
90% 90%
VCC
VCC
0 V
0 V
trtf
Reference
Input
Data
Input
VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES
50% VCC
50% VCC
50% 10%10%
90% 90%
VCC
VOH
VOL
0 V
trtf
Input
In-Phase
Output
50% VCC
tPLH tPHL
50% VCC 50%
10% 10%
90%90% VOH
VOL
tr
tf
tPHL tPLH
Out-of-Phase
Output
0 V
tw
VOLTAGE WAVEFORMS
PULSE DURATION
Input 50% VCC
50% VCC
VCC
Output
Control
Output
Waveform 1
(see Note B)
Output
Waveform 2
(see Note B)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
≈VC
C
0 V
50% VCC 10%
50% VCC ≈0 V
VOLTAGE WAVEFORMS
OUTPUT ENABLE AND DISABLE TIMES
50% VCC 50% VCC
90%
VCC
VOLTAGE WAVEFORMS
RECOVERY TIME
50% VCC
VCC
0 V
LOAD
Input
CLK 50% VCC
VCC
trec
0 V
Figure 5. Load Circuit and Voltage Waveforms
{I} TEXAS
INSTRUMENTS
PACKAGE OPTION ADDENDUM
www.ti.com 13-Jul-2022
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead finish/
Ball material
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
5962-8867101EA ACTIVE CDIP J 16 1 Non-RoHS
& Green SNPB N / A for Pkg Type -55 to 125 5962-8867101EA
CD54HCT191F3A Samples
5962-8994601EA ACTIVE CDIP J 16 1 Non-RoHS
& Green SNPB N / A for Pkg Type -55 to 125 5962-8994601EA
CD54HC190F3A Samples
CD54HC190F3A ACTIVE CDIP J 16 1 Non-RoHS
& Green SNPB N / A for Pkg Type -55 to 125 5962-8994601EA
CD54HC190F3A Samples
CD54HC191F3A ACTIVE CDIP J 16 1 Non-RoHS
& Green SNPB N / A for Pkg Type -55 to 125 5962-8689101EA
CD54HC191F3A Samples
CD54HCT191F3A ACTIVE CDIP J 16 1 Non-RoHS
& Green SNPB N / A for Pkg Type -55 to 125 5962-8867101EA
CD54HCT191F3A Samples
CD74HC190E ACTIVE PDIP N 16 25 RoHS & Green NIPDAU N / A for Pkg Type -55 to 125 CD74HC190E Samples
CD74HC190EE4 ACTIVE PDIP N 16 25 TBD Call TI Call TI -55 to 125 Samples
CD74HC190NSR ACTIVE SO NS 16 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC190M Samples
CD74HC190PW ACTIVE TSSOP PW 16 90 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HJ190 Samples
CD74HC190PWR ACTIVE TSSOP PW 16 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HJ190 Samples
CD74HC191E ACTIVE PDIP N 16 25 RoHS & Green NIPDAU N / A for Pkg Type -55 to 125 CD74HC191E Samples
CD74HC191EE4 ACTIVE PDIP N 16 25 TBD Call TI Call TI -55 to 125 Samples
CD74HC191M ACTIVE SOIC D 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC191M Samples
CD74HC191M96 ACTIVE SOIC D 16 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC191M Samples
CD74HC191M96E4 ACTIVE SOIC D 16 2500 TBD Call TI Call TI -55 to 125 Samples
CD74HC191MG4 ACTIVE SOIC D 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC191M Samples
CD74HC191MT ACTIVE SOIC D 16 250 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC191M Samples
CD74HCT191E ACTIVE PDIP N 16 25 RoHS & Green NIPDAU N / A for Pkg Type -55 to 125 CD74HCT191E Samples
CD74HCT191M ACTIVE SOIC D 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT191M Samples
Addendum-Page 1
TEXAS
INSTRUMENTS
PACKAGE OPTION ADDENDUM
www.ti.com 13-Jul-2022
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF CD54HC190, CD54HC191, CD54HCT191, CD74HC190, CD74HC191, CD74HCT191 :
•Catalog : CD74HC190, CD74HC191, CD74HCT191
•Military : CD54HC190, CD54HC191, CD54HCT191
NOTE: Qualified Version Definitions:
Addendum-Page 2
TEXAS
INSTRUMENTS
PACKAGE OPTION ADDENDUM
www.ti.com 13-Jul-2022
•Catalog - TI's standard catalog product
•Military - QML certified for Military and Defense Applications
Addendum-Page 3
I TEXAS
INSTRUMENTS
‘3‘
V.'
PACKAGE MATERIALS INFORMATION
www.ti.com 9-Aug-2022
TAPE AND REEL INFORMATION
Reel Width (W1)
REEL DIMENSIONS
A0
B0
K0
W
Dimension designed to accommodate the component length
Dimension designed to accommodate the component thickness
Overall width of the carrier tape
Pitch between successive cavity centers
Dimension designed to accommodate the component width
TAPE DIMENSIONS
K0 P1
B0 W
A0
Cavity
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Pocket Quadrants
Sprocket Holes
Q1 Q1Q2 Q2
Q3 Q3Q4 Q4 User Direction of Feed
P1
Reel
Diameter
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
CD74HC190NSR SO NS 16 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1
CD74HC190PWR TSSOP PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1
CD74HC191M96 SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 9-Aug-2022
TAPE AND REEL BOX DIMENSIONS
Width (mm)
W
L
H
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
CD74HC190NSR SO NS 16 2000 356.0 356.0 35.0
CD74HC190PWR TSSOP PW 16 2000 356.0 356.0 35.0
CD74HC191M96 SOIC D 16 2500 340.5 336.1 32.0
Pack Materials-Page 2
I TEXAS
INSTRUMENTS
PACKAGE MATERIALS INFORMATION
www.ti.com 9-Aug-2022
TUBE
L - Tube length
T - Tube
height
W - Tube
width
B - Alignment groove width
*All dimensions are nominal
Device Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)
CD74HC190E N PDIP 16 25 506 13.97 11230 4.32
CD74HC190E N PDIP 16 25 506 13.97 11230 4.32
CD74HC190PW PW TSSOP 16 90 530 10.2 3600 3.5
CD74HC191E N PDIP 16 25 506 13.97 11230 4.32
CD74HC191E N PDIP 16 25 506 13.97 11230 4.32
CD74HC191M D SOIC 16 40 507 8 3940 4.32
CD74HC191MG4 D SOIC 16 40 507 8 3940 4.32
CD74HCT191E N PDIP 16 25 506 13.97 11230 4.32
CD74HCT191E N PDIP 16 25 506 13.97 11230 4.32
CD74HCT191M D SOIC 16 40 507 8 3940 4.32
Pack Materials-Page 3
www.ti.com
PACKAGE OUTLINE
C
8.2
7.4 TYP
14X 1.27
16X 0.51
0.35
2X
8.89
0.15 TYP
0 - 10
0.3
0.1
2.00 MAX
(1.25)
0.25
GAGE PLANE
1.05
0.55
A
10.4
10.0
NOTE 3
B5.4
5.2
NOTE 4
4220735/A 12/2021
SOP - 2.00 mm max heightNS0016A
SOP
NOTES:
1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
116
0.25 C A B
9
8
PIN 1 ID
AREA
SEATING PLANE
0.1 C
SEE DETAIL A
DETAIL A
TYPICAL
SCALE 1.500
£353 RE
Vi“““‘ ““““““
WEECE = Era
,MQL
1"
www.ti.com
EXAMPLE BOARD LAYOUT
0.07 MAX
ALL AROUND 0.07 MIN
ALL AROUND
14X (1.27)
(R0.05) TYP
(7)
16X (1.85)
16X (0.6)
4220735/A 12/2021
SOP - 2.00 mm max heightNS0016A
SOP
NOTES: (continued)
5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
METAL SOLDER MASK
OPENING
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
OPENING
SOLDER MASK METAL
SOLDER MASK
DEFINED
LAND PATTERN EXAMPLE
SCALE:7X
SYMM
1
89
16
SEE
DETAILS
SYMM
Efimfifij
v¢\‘\‘\‘\
www.ti.com
EXAMPLE STENCIL DESIGN
(7)
(R0.05) TYP
16X (1.85)
16X (0.6)
14X (1.27)
4220735/A 12/2021
SOP - 2.00 mm max heightNS0016A
SOP
NOTES: (continued)
7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
8. Board assembly site may have different recommendations for stencil design.
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:7X
SYMM
SYMM
1
89
16
LAND PATTERN DATA
D (RiPDSOiGiB) PLASTiC SMALL OUTLINE
stencil Openings
Example
Pod Geometry
(See Note c)
Non Soidermosk Detirled Pad
alir 4x1, 27 i 16X0'55ai ‘+l4xi 27
mwannnaia— i6x}v5°--4Er~Eifl{iEr-Hfl-T
@E-HnH-a-a— {downgrade
r,
Example
Snider Mask 0 erlin
l /l/ i a
i 0 07 It (See Note E)
All Around ,'
421i233e4/E oa/iz
AH linear dimensions are in millimeters
This drawing is subject ta anange without notice.
Publication che7351 is recommended tar alternate designs.
Laser cutting apertures with trapezoidal wail: and also rounding corners will otter better paste release
contact tneir board assembly site ror stencil design recommendations, Rerer to ch—7525 tor otner stencil recommendations
Customers shouid contact their board lubrication site tor solder musk toierances between and around Signal pods
NOTES:
Customers should
POE”?
r"
{I} Tums
INSTRUMENTS
www.li.com
www.ti.com
PACKAGE OUTLINE
C
14X 0.65
2X
4.55
16X 0.30
0.19
TYP
6.6
6.2
1.2 MAX
0.15
0.05
0.25
GAGE PLANE
-80
B
NOTE 4
4.5
4.3
A
NOTE 3
5.1
4.9
0.75
0.50
(0.15) TYP
TSSOP - 1.2 mm max heightPW0016A
SMALL OUTLINE PACKAGE
4220204/A 02/2017
1
89
16
0.1 C A B
PIN 1 INDEX AREA
SEE DETAIL A
0.1 C
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.
SEATING
PLANE
A 20
DETAIL A
TYPICAL
SCALE 2.500
v¢\‘\‘\‘\+““‘
gimm—LE—urmm M i
www.ti.com
EXAMPLE BOARD LAYOUT
0.05 MAX
ALL AROUND 0.05 MIN
ALL AROUND
16X (1.5)
16X (0.45)
14X (0.65)
(5.8)
(R0.05) TYP
TSSOP - 1.2 mm max heightPW0016A
SMALL OUTLINE PACKAGE
4220204/A 02/2017
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X
SYMM
SYMM
1
89
16
15.000
METAL
SOLDER MASK
OPENING METAL UNDER
SOLDER MASK SOLDER MASK
OPENING
EXPOSED METAL
EXPOSED METAL
SOLDER MASK DETAILS
NON-SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK
DEFINED
YL““‘+““‘
fimmamfl
J
www.ti.com
EXAMPLE STENCIL DESIGN
16X (1.5)
16X (0.45)
14X (0.65)
(5.8)
(R0.05) TYP
TSSOP - 1.2 mm max heightPW0016A
SMALL OUTLINE PACKAGE
4220204/A 02/2017
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X
SYMM
SYMM
1
89
16
MECHANICAL DATA
NS (R-PDSO-G") PLASTIC SMALL—OUTLINE PACKAGE
14-PINS SHOWN
HHFHHFH
j j t t H H j,
A
jfi/—\ %
lgLLLLLiLLL/fiif
A MAX 1060 1060 1290 1530
A MW 990 9,90 1230 14‘70
4040062/0 03/03
VOTES: A. AH Hneur dimenswons are m mHHmetevs
a, Tm: druwmg 5 subject to change wmom name.
0 Body dwmenswons do not mamas mom flash 0v pmtmswom not to exceed 0,15
INSTRUMEN'IS
www.li.m
J (R76D1P7TM) CERAVVHC DUAL 1N7L1NE PACKAGE
)4 LEADS SHOWN
PWS u .
W 14 e 18 20
0300 0300 0300 0300
E (7.52) (7.52) (7.62) (7.62)
w 5 Est ass ass ass
fl fl m m m m m E MAX 0.755 540 0.950 1.060
(19.94) (21.34) (24.35) (25.92)
I ..15,,,
1
0 500 0,300 0,310 0.300
U U U U U U U C W (7.52) (7.52) (7.57) (7.52)
0.245 0.245 0.220 0.245
0.005 (1.65) 0 MW
0045 (1.14) (6.22) (6.22) (5.50) (6.22)
0000 ( . )
a «0005(0.13)MN m r
~ 0200 (5.05) MAX
7 ; Seatmg Pmne
, 0 (3.30) MN
4 0 020 (0. 66)
0014 (0.36) 0715'
0100 (.)254 0.014 (0.36)
0,000 (0.20)
4040083/F 03/03
VOTES: A. AH Hneur d1mens1ons are 1’1 1mm (muhmeters)
a, This druwmg '3 subject m change w'thout nnt'ce.
0, 1m package 15 hermehcoHy sewed mm a cemm 11a usmg q1ass mt.
D. 11an pom 1’s prowded on cap fo' 1mm) 1den1111ca0an umy on press cemrmc 9055 m sea) 00W.
E FaHs thin ML 513 1035 0011417114. 001141416. GDPPTTB 0'10 001017120
MECHANICAL DATA
N (R—PDlP-T“) PLASTIC DUAL—IN—LINE PACKAGE
16 P15 SHOWN
PWS "
A L .
[NM 15 a 20
16 9 0 775 U 777 0 SZU '1 USE
3 ,
1H HH HH r% r’H r"—1 r’H H1 1 A VAX “9‘69? (191591 (23,37) (25,92)
0 250 (6,50‘ A MN [1145‘ 0142‘ 0.350 new
3 O 240 (6.10), 15 92/ (1832/ (2 .59) (23,58)
MSiUO‘
(A AA AA Ari AA AA AA R1 &. VAR1AT1CN M RR AC AD
1 B
0070( (17s)
0015 (111) A
0045 (1,111 g n
> , ‘ -) 3.020 (0,51) MW w
o 5 (0 35)
0200( 38) MAX f,
), Gnu E Home
1 1‘ 9
fix—1%)” 1
0125’ 1/111 4% 0010 (v.37 ) NOM
31a)
U
L»-
J 0450 (13,92) MAX L
202‘ (0,53)
» e c 015 (0,35) / \
a; 00‘s (0,Zb)® / \
1 1
\\¥,// 11/18 Pm (My > @
20 Pm vendor upho'v
mom/r 17/7037
NO'FS A AH Mnec' mmensmr‘fi:
B 1m: drawmq 1s sume
m muss (m1111mevem)
0 change mm): nofice
/c\ FuHs wumn JEDEC M57001, except 15 an: 20 p171 'r1111mLm body 1mm (01m A)
A The 70 p171 and 15m} shmflder Md” 15 a ve'vdnr 0311071, eher NIH Dr 111 wkflh
INSI'RUMENTS
www.1i.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated
China