For each DTC memory transfer, one bus cycle is required in which the CPU is automatically halted to avoid bus contention. With the DTC managing memory transfers, the CPU and software can focus on higher-level data processing and not on basic data movement. More advanced products can be designed using the ADC10 that use less power and less code space.