Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Product List
Core-Slide15

The blue arrow shows that the general DMA controller can move data from a peripheral, like the ADC, into SRAM by arbitrating access of SRAM with the Ethernet DMA controller. There is plenty of bandwidth on Internal Main Bus 2 because it is 32-bits wide and operates at 50MHz. This interleaved access of SRAM has very little impact on either the Ethernet or the ADC transfers. And finally, the yellow arrow shows how the Data Transfer Controller can move data from a timer over to a DAC output by using the peripheral busses. Again, there is minor arbitration needed on the peripheral bus, but the bandwidth is more than sufficient to minimize interference. So in the end, here are 4 completely independent high-speed transfers occurring, plus 2 more interleaved transfers, showing the use of all five bus masters in the chip: the CPU, Ethernet DMAC, DMAC, DTC, and EXDMA.

PTM Published on: 2012-05-15