Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Product List
Core-Slide26

Examine how the ISR looks now… There is still the same hardware entry, typically 5 clocks. But now there is no need to push or pop registers, the ISR starts running immediately with no need for saving context on entry and there is no restoring of context on exit. And the hardware side of the return remains at 3 clocks. By setting aside a small block of registers, one can save many clocks over a standard interrupt. While the main line code may experience a small decrease in performance as a result of running off of a smaller register set in this mode, with the RX one has the choice of how one would like to optimize performance for their application.

PTM Published on: 2012-05-15