Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Product List
Timer-Slide17

In this slide one can see the operation as a timing diagram. After the master has been started the slave also starts counting automatically and both count registers start down-counting from the initial value. When the slave reaches zero the output will be toggled and an interrupt will be generated. Then the slave channel counter stops and is reloaded with the initial value again, meanwhile the count register of the master still counts down to zero. When this has also reached zero the output pin will be toggled once more. In this PWM mode one does not have to take care about timing issues when re-writing the registers for the duty cycle and the master period. Also, values of 100% and 0% PWM output can be generated easily just by writing in zero or 0xff into the compare registers.

PTM Published on: 2012-04-17