Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Slide 38 Slide 39 Slide 40 Slide 41 Slide 42 Slide 43 Slide 44 Slide 45 Slide 46 Slide 47 Slide 48 Slide 49 Slide 50 Slide 51 Slide 52 Slide 53 Slide 54 Slide 55 Slide 56 Slide 57 Slide 58 Product List
LPC1700 Microcontroller Slide 49
The LPC1700 has 70 high speed GPIOs with the LQFP100 package, and 52 GPIOs with the LQFP80 package. All pins have configurable pull-ups/pull-downs as well as open-drain mode. GPIO registers are located on the peripheral AHB bus for fast I/O timing and are accessible by the GP DMA. There are also up to 46 edge sensitive interrupt inputs (42 GPIO + 4 EINT), combined with up to four level sensitive external interrupt inputs (EINT pins) as selectable pin functions. The 46 total external interrupt inputs can optionally be used to wake up the processor from Power-down mode.
PTM Published on: 2011-11-02