Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Product List
Digital-Intro-Slide3

In terms of frequency synthesis, a DDS differs from a PLL (or Phase Locked Loop) because it requires an external timing reference such as a crystal oscillator or other clock source. The timing reference serves as the sampling clock for the DDS. Analog Devices refers to the DDS sampling clock as the system clock.

PTM Published on: 2012-05-09