Field-Programmable Gate Array (FPGA) Primer – Day 3

Simulation is a way to determine how well your Verilog design responds to external signals. Simulation can also be used as a debugging tool. Today’s lecture will describe how to enable a Vivado simulation module, or test-bench, and produce simulated signals to apply to our target Verilog design.