Share

Video Player is loading.

Play Video

PlaySkip BackwardSkip Forward

Mute

Current Time 0:00

/

Duration 0:00

Loaded: 0%

Stream Type LIVE

Seek to live, currently behind liveLIVE

Remaining Time -0:00

 

1x

Playback Rate

• 2x
• 1.75x
• 1.5x
• 1.25x
• 1x, selected
• 0.75x
• 0.5x

Chapters

• Chapters

Descriptions

• descriptions off, selected

Subtitles

• subtitles settings, opens subtitles settings dialog
• subtitles off, selected

Audio Track

Quality Levels

Picture-in-PictureFullscreen

This is a modal window.

Beginning of dialog window. Escape will cancel and close the window.

Text

ColorWhiteBlackRedGreenBlueYellowMagentaCyanOpacityOpaqueSemi-Transparent

Text Background

ColorBlackWhiteRedGreenBlueYellowMagentaCyanOpacityOpaqueSemi-TransparentTransparent

Caption Area Background

ColorBlackWhiteRedGreenBlueYellowMagentaCyanOpacityTransparentSemi-TransparentOpaque

Font Size

50%75%100%125%150%175%200%300%400%

Text Edge Style

NoneRaisedDepressedUniformDrop shadow

Font Family

Proportional Sans-SerifMonospace Sans-SerifProportional SerifMonospace SerifCasualScriptSmall Caps

ResetDone

Close Modal Dialog

End of dialog window.

Close Modal Dialog

This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.

Close Modal Dialog

This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.

Field-Programmable Gate Array (FPGA) Primer – Day 3

Simulation is a way to determine how well your Verilog design responds to external signals. Simulation can also be used as a debugging tool. Today’s lecture will describe how to enable a Vivado simulation module, or test-bench, and produce simulated signals to apply to our target Verilog design.