Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Product List
XRP7714-slide14

The sigma delta technique that is utilized is the output from the PID which comes out at 12-bits, and then goes out to a four bit sigma delta and then into a three bit, into the core DPWM, there is a thee bit counter, and a five bit DLL. What is being done with the three bits it is dividing the duty cycle up into basically eight pieces, and then it is going to take a look at the last piece and that is where the last five bits gets applied in controlling where the trailing edge occurs.

PTM Published on: 2013-09-19