Texas Instruments 的 ADS7800 规格书

Burr-Brown P from Texas In roducts struments fl; *5“ TEXAS INSTRUM ENTS
12-Bit 3µs Sampling
ANALOG-TO-DIGITAL CONVERTER
FEATURES
●333k SAMPLES PER SECOND
●STANDARD ±10V AND ±5V INPUT RANGES
●DC PERFORMANCE OVER TEMP:
No Missing Codes
1/2LSB Integral Linearity Error
3/4LSB Differential Linearity Error
●AC PERFORMANCE OVER TEMP:
72dB Signal-to-Noise Ratio
80dB Spurious-Free Dynamic Range
–80dB Total Harmonic Distortion
●INTERNAL SAMPLE/HOLD, REFERENCE,
CLOCK, AND THREE-STATE OUTPUTS
●POWER DISSIPATION: 215mW max
●PACKAGE: 24-Pin Single-Wide DIP
24-Lead SOIC
Comparator
Control
Logic
Internal
Ref
2V
Reference
Out
±5VIN
±10VIN CDAC
SAR BUSY
Three
State
Parallel
Output
Data
Bus
Clock
Output
Latches
And
Three
State
Drivers
DESCRIPTION
The ADS7800 is a complete 12-bit sampling analog-to-
digital (A/D) converter using state-of-the-art CMOS
structures. It contains a complete 12-bit successive
approximation A/D converter with internal sample/hold,
reference, clock, digital interface for microprocessor
control, and three-state output drivers.
The ADS7800 is specified at a 333kHz sampling rate.
Conversion time is factory set for 2.70µs max over
temperature, and the high-speed sampling input stage
insures a total acquisition and conversion time of 3µs
max over temperature. Precision, laser-trimmed scaling
resistors provide industry-standard input ranges of ±5V
or ±10V.
AC and DC performance are completely specified. Two
grades based on linearity and dynamic performance are
available to provide the optimum price/performance fit in
a wide range of applications.
The 24-pin ADS7800 is available in plastic and side-
braze hermetic 0.3" wide DIPs, and in an SOIC package.
It operates from a +5V supply and either a –12V or –15V
supply. The ADS7800 is available in grades specified
over 0°C to +70°C and –40°C to +85°C temperature
ranges.
ADS7800
SBAS001A – OCTOBER 1989 – REVISED FEBRUARY 2004
www.ti.com
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright © 1989-2004, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
*5“ TEXAS INSTRUM ENTS
ADS7800
2SBAS001A
www.ti.com
SPECIFICATIONS
ELECTRICAL
At TA = TMIN to TMAX, Sampling Frequency, fS, = 333kHz, –VS = –15V, VS = +5V, unless otherwise specified.
ADS7800JP/JU/AH ADS7800KP/KU/BH
PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITS
RESOLUTION 12 * Bits
ANALOG INPUT
Voltage Ranges ±10V/±5V * V
Impedance ±10V Range 4.4 6.3 8.1 * * * kΩ
±5V Range 2.9 4.2 5.4 * * * kΩ
THROUGHPUT SPEED
Conversion Time Conversion Alone 2.5 2.7 * * µs
Complete Cycle Acquisition + Conversion 2.6 3.0 * * µs
Throughput Rate 333 380 * * kHz
DC ACCURACY
Full Scale Error(1) ±0.50 ±0.35 %
Full Scale Error Drift 6 * ppm/°C
Integral Linearity Error ±1±1/2 LSB(2)
Differential Linearity Error ±1±3/4 LSB
No Missing Codes Ensured Ensured
Bipolar Zero(1) ±4±2LSB
Bipolar Zero Drift 1 * ppm/°C
Power Supply Sensitivity –16.5V < –VS < –13.5V ±1/2 * LSB
–12.6V < –VS < –11.4V ±1/2 * LSB
+4.75V < VS < +5.25V ±1±1/2 LSB
Transition Noise(3) 0.1 * LSB
AC ACCURACY
Spurious-Free Dynamic Range fIN = 47kHz 74 77 77 80 dB(4)
Total Harmonic Distortion fIN = 47kHz –77 –74 –80 –77 dB
Two-tone Intermodulation Distortion fIN1 = 24.4kHz (–6dB) –77 –74 –80 –77 dB
fIN2 = 28.5kHz (–6dB)
Signal-to-(Noise + Distortion) Ratio fIN = 47kHz 67 70 69 72 dB
Signal-to-Noise Ratio (SNR) fIN = 47kHz 68 71 70 73 dB
SAMPLING DYNAMICS
Aperture Delay 13 * ns
Aperture Jitter 150 * ps, rms
Transient Response(5) 130 * ns
Overvoltage Recovery(6) 150 * ns
INTERNAL REFERENCE VOLTAGE
Voltage 1.9 2.0 2.1 * * * V
Source Current Available 10 * µA
for External Loads
DIGITAL INPUTS
Logic Levels
VIL –0.3 +0.8 * * V
VIH +2.4 +5.3 * * V
IIL –5 * µA
IIH +5 * µA
DIGITAL OUTPUTS
Data Format Parallel, 12-bit or 8-bit/4-bit
Data Coding Binary Offset Binary
VOL ISINK = 1.6mA 0.0 +0.4 * * V
VOH ISOURCE = 500µA +2.4 +5.0 * * V
ILEAKAGE (High-Z State) ±0.1 ±5**µA
POWER SUPPLIES
Rated Voltage
–VS–11.4 –15 –16.5 * * * V
VS (VSA and VSD) +4.75 +5.0 +5.25 * * * V
Current
–IS3.5 6 * * mA
IS18 25 * * mA
Power Consumption 135 215 * * mW
*5“ TEXAS INSTRUM ENTS
ADS7800 3
SBAS001A www.ti.com
SPECIFICATIONS (CONT)
ELECTRICAL
At TA = TMIN to TMAX, Sampling Frequency, fS, = 333kHz, –VS = –15V, VS = +5V, unless otherwise specified.
ADS7800JP/JU/AH ADS7800KP/KU/BH
PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITS
TEMPERATURE RANGE
Specification JP/JU/KP/KU 0 +70 * * °C
AH/BH –40 +85 * * °C
Operating JP/KP/JU/KU –40 +85 * * °C
Storage –65 +150 * * °C
* Same as specification for ADS7800JP/JU/AH.
NOTES: (1) Adjustable to zero with external potentiometer. (2) LSB means Least Significant Bit. For ADS7800, 1LSB = 2.44mV for the ±5V range, 1LSB =
4.88mV for the ±10V range. (3) Noise was characterized over temperature near full scale, 0V, and negative full scale. 0.1LSB represents a typical rms level of
noise at the worst case, which was near full scale input at +125°C. (4) All specifications in dB are referred to a full-scale input, either ±10V or ±5V. (5) For full
scale step input, 12-bit accuracy attained in specified time. (6) Recovers to specified performance in specified time after 2 x FS input overvoltage.
ABSOLUTE MAXIMUM RATINGS
–VS to ANALOG COMMON ............................................................ –16.5V
VS to DIGITAL COMMON .................................................................... +7V
Pin 23 (VSD ) to Pin 24 (VSA )........................................................... ±0.3V
ANALOG COMMON to DIGITAL COMMON ....................................... ±1V
Control Inputs to DIGITAL COMMON ............................. –0.3 to VS + 0.3V
Analog Input Voltage.......................................................................... ±20V
Maximum Junction Temperature ..................................................... 160°C
Internal Power Dissipation ............................................................. 750mW
Lead Temperature (soldering, 10s) ............................................... +300°C
Thermal Resistance,
θ
JA:
Plastic DIP ................................................................................ 100°C/W
SOIC ......................................................................................... 100°C/W
Ceramic ...................................................................................... 50°C/W
ELECTROSTATIC
DISCHARGE SENSITIVITY
The ADS7800 is an ESD (electrostatic discharge) sensitive
device. The digital control inputs have a special FET struc-
ture, which turns on when the input exceeds the supply by
18V, to minimize ESD damage. However, permanent damage
may occur on unconnected devices subject to high energy
electrostatic fields. When not in use, devices must be stored in
conductive foam or shunts. The protective foam should be
discharged to the destination socket before devices are re-
moved.
PACKAGE/ORDERING INFORMATION
For the most current package and ordering information, see
the Package Option Addendum located at the end of this data
sheet.
7 7 33333333333] CCCCCCCCCCCC INSTRUM ENTS *5“ TEXAS
ADS7800
4SBAS001A
www.ti.com
PIN ASSIGNMENTS
PIN # NAME DESCRIPTION
1IN1±10V Analog Input. Connected to GND for ±5V range.
2IN2±5V Analog Input. Connected to GND for ±10V range.
3 REF +2V Reference Output. Bypass to GND with 22µF to
47µF Tantalum. Buffer for external loads.
4 AGND Analog Ground. Connect to pin 13.
5 D11 Data Bit 11. Most Significant Bit (MSB).
6 D10 Data Bit 10.
7 D9 Data Bit 9.
8 D8 Data Bit 8.
9 D7 Data Bit 7 if HBE is LOW; LOW if HBE is HIGH.
10 D6 Data Bit 6 if HBE is LOW; LOW if HBE is HIGH.
11 D5 Data Bit 5 if HBE is LOW; LOW if HBE is HIGH.
12 D4 Data Bit 4 if HBE is LOW; LOW if HBE is HIGH.
13 DGND Digital Ground. Connect to pin 4.
14 D3 Data Bit 3 if HBE is LOW; Data Bit 11 if HBE is HIGH.
15 D2 Data Bit 2 if HBE is LOW; Data Bit 10 if HBE is HIGH.
16 D1 Data Bit 1 if HBE is LOW; Data Bit 9 if HBE is HIGH.
17 D0 Data Bit 0 if HBE is LOW. Least Significant Bit (LSB);
Data Bit 8 if HBE is HIGH.
18 HBE High Byte Enable. When held LOW, data output as 12
bits in parallel. When held HIGH, four MSBs presented on
pins 14-17, pins 9-12 output LOWs. Must be LOW to
initiate conversion.
19 R/C Read/Convert. Falling edge initiates conversion when CS
is LOW, HBE is LOW, and BUSY is HIGH.
20 CS Chip Select. Outputs in Hi-Z state when HIGH. Must be
LOW to initiate conversion or read data.
21 BUSY Busy. Output LOW during conversion. Data valid on rising
edge in Convert Mode.
22 –VSNegative Power Supply. –12V or –15V. Bypass to GND.
23 VSD Positive Digital Power Supply. +5V. Connect to pin 24,
and bypass to GND.
24 VSA Positive Analog Power Supply. +5V. Connect to pin 23,
and bypass to GND.
PIN CONFIGURATION
Top View DIP/SOIC
1
2
3
4
5
6
7
8
9
10
11
12
IN1
IN2
REF
AGND
D11
D10
D9
D8
D7
D6
D5
D4
24
23
22
21
20
19
18
17
16
15
14
13
V
V
–V
BUSY
CS
R/C
HBE
D0
D1
D2
D3
DGND
SA
SD
S
//l // l/ {4‘ TEXAS INSTRUM ENTS
ADS7800 5
SBAS001A www.ti.com
0
–20
–40
–60
–80
–100
–120
0 165
Frequency (kHz)
Magnitude (dB)
50 100 150
0
–20
–40
–60
–80
–100
–120
0 165
Frequency (kHz)
Magnitude (dB)
50 100 150
80
60
40
20
0
1
SIGNAL/(NOISE + DISTORTION) vs
FREQUENCY AND AMPLITUDE
10 50 150
Input Frequency (kHz)
Signal/(Noise + Distortion) (dB)
0dB
–20dB
–40dB
–60dB
95
90
85
80
75
70
65
1
SPURIOUS FREE DYNAMIC RANGE vs
INPUT FREQUENCY AND AMBIENT TEMPERATURE
10 50 150
Input Frequency (kHz)
Spurious Free Dynamic Range (dB)
–55°C
+25°C
+125°C
75
70
65
1
SIGNAL/(NOISE + DISTORTION) vs
INPUT FREQUENCY AND AMBIENT TEMPERATURE
10 50 150
Input Frequency (kHz)
Signal/(Noise + Distortion) (dB)
–55°C
+25°C
+125°C
FREQUENCY SPECTRUM (10kHz fIN ) FREQUENCY SPECTRUM (50kHz fIN )
fIN = 10kHz
fSAMPLING = 330kHz
TA = 25°C
fIN = 50kHz
fSAMPLING = 330kHz
TA = 25°C
TYPICAL PERFORMANCE CURVES
At +VS = +5V, –VS = –15V, and TA = +25°C, unless otherwise noted. All plots use 1024 point FFTs.
95
90
85
80
75
70
65
1
SPURIOUS FREE DYNAMIC RANGE vs
INPUT FREQUENCY AND NEGATIVE SUPPLY VOLTAGE
10 50 150
Input Frequency (kHz)
Spurious Free Dynamic Range (dB)
–V = –15V
S
S
–V = –12V
Zia fififi 53m
ADS7800
6SBAS001A
www.ti.com
FIGURE 2. Basic ±10V Operation.
OPERATION
BASIC OPERATION
Figure 2 shows the simple hookup circuit required to operate
the ADS7800 in a ±10V range in the Convert Mode. A
convert command arriving on pin 19, R/C, (a pulse taking
pin 19 LOW for a minimum of 40ns) puts the ADS7800 in
the hold mode, and a conversion is started. Pin 21, BUSY,
will be held LOW during the conversion, and rises only after
the conversion is completed and the data has been trans-
ferred to the output latches. Thus, the rising edge of the
signal on pin 21 can be used to read the data from the
conversion. Also, during conversion, the BUSY signal puts
the output data lines in Hi-Z states and inhibits input lines.
This means that pulses on pin 19 are ignored, so that new
conversions cannot be initiated during a conversion, either
as a result of spurious signals or to short-cycle the
ADS7800.
In the Read Mode, the input to pin 19 is kept normally LOW,
and a HIGH pulse is used to read data and initiate a
conversion. In this mode, the rising edge of R/C on pin 19
will enable the output data pins, and the data from the
previous conversion becomes valid. The falling edge then
puts the ADS7800 in a hold mode, and initiates a new
conversion.
The ADS7800 will begin acquiring a new sample as soon
as the conversion is completed, even before the BUSY
output rises on pin 21, and will track the input signal until
the next conversion is started, whether in the Convert Mode
or the Read Mode.
THEORY OF OPERATION
The ADS7800 combines the advantages of advanced CMOS
technology (logic density, stable capacitors, and good
analog switches) with Burr-Brown’s proven skills in laser-
trimmed thin-film resistors to provide a complete sampling
A/D converter.
A basic charge-redistribution successive approximation
architecture converts analog input voltages into digital
words. Figure 1 shows the operation of a simplified 3-bit
charge redistribution A/D. Precision laser-trimmed scaling
resistors at the input divide standard input ranges (±10V or
±5V for the ADS7800) into levels compatible with the
CMOS characteristics of the internal capacitor array.
While in the sampling mode, the capacitor array switch for
the MSB capacitor (S1) is in position “S”, so that the charge
on the MSB capacitor is proportional to the voltage level of
the analog input signal, and the remaining array switches (S2
and S3) are set to position “R” to provide an accurate bipolar
offset from the reference source REF. At the same time,
switch SC is also in the closed position to auto-zero any
offset errors in the CMOS comparator.
When a convert command is received, switch S1 is opened
to trap a charge on the MSB capacitor proportional to the
input level at the time of the sampling command, switches
S2 and S3 are opened to trap an offset charge, and switch
SC is opened to float the comparator input. The charge
trapped on the capacitor array can now be moved between
the three capacitors in the array by connecting switches S1,
S2 and S3 to positions “R” (to connect to REF) or “G” (to
connect to GND) successively, changing the voltage gener-
ated at the comparator input node.
The first approximation connects the MSB capacitor via
switch S1 to REF, while switches S2 and S3 are connected
to GND. Depending on whether the comparator output is
HIGH or LOW, the logic will then latch S1 in position “R”
or “G”, and moves on to make the next approximation by
connecting S2 to REF and S3 to GND. When the three
successive approximation steps are made for this simple
converter, the voltage level at the comparator will be within
1/2LSB of GND, and the data output word will be based on
reading the positions of S1, S2 and S3.
FIGURE 1. 3-Bit Charge Redistribution A/D.
G
R
SS
1
G
R
S
2
G
R
S
3
+
–
L
o
g
i
c
Comparator
Out
To Switches
Ref
Signal
Input S
C
4C 2C C
IN 1
IN 2
REF
AGND
D11 (MSB)
D10
D9
D8
D7
D6
D5
D4
+5V
+5V
–15V
BUSY
CS
R/C
HBE
D0 (LSB)
D1
D2
D3
DGND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
+
47µF
Input
Convert
Command
Busy
+
–15V
+
1µF
+5V
6.8µF 0.1µF
D11
(MSB) D0
(LSB)
Data Out
*5“ TEXAS INSTRUM ENTS
ADS7800 7
SBAS001A www.ti.com
FIGURE 3. Acquisition and Conversion Timing.
SYMBOL PARAMETER MIN TYP MAX UNITS
tDBC BUSY delay from R/C 80 150 ns
tBBUSY Low 2.5 2.7 µs
tAP Aperture Delay 13 ns
∆tAP Aperture Jitter 150 ps, rms
tCConversion Time 2.47 2.70 µs
TABLE I. Acquisition and Conversion Timing.
For use with an 8-bit bus, the data can be read out in two
bytes under the control of pin 18, HBE. With a LOW input
on pin 18, at the end of a conversion, the 8 LSBs of data
are loaded into the latches on pins 9 through 12 and 14
through 17. Taking pin 18 HIGH then loads the 4 MSBs on
pins 14 through 17, with pins 9 through 12 being forced
LOW.
ANALOG INPUT RANGES
The ADS7800 offers two standard bipolar input ranges:
±10V and ±5V. If a ±10V range is required, the analog input
signal should be connected to pin 1. A signal requiring a
±5V range should be connected to pin 2. In either case, the
other pin of the two must be grounded or connected to the
adjustment circuits described in the section on calibration.
(See Figures 4 and 5, or 10 and 11.)
CONTROLLING THE ADS7800
The ADS7800 can be easily interfaced to most micropro-
cessor-based and other digital systems. The microprocessor
may take full control of each conversion, or the ADS7800
may operate in a stand-alone mode, controlled only by the
R/C input. Full control consists of initiating the conversion
and reading the output data at user command, transmitting
data either all 12-bits in one parallel word, or in two 8-bit
bytes. The three control inputs (CS, R/C and HBE) are all
TTL/CMOS compatible. The functions of the control lines
are shown in Table II.
TABLE II. Control Line Functions.
CS R/C HBE BUSY OPERATION
1 X X 1 None - Outputs in Hi-Z State.
01↓0 0 1 Holds Signal and Initiates Conversion.
0101 Output Three-State Buffers Enabled once
Conversion has Finished.
0111 Enable Hi-Byte in 8-bit Bus Mode.
01↓0 1 1 Inhibit Start of Conversion.
0011 None - Outputs in Hi-Z State.
X X X 0 Conversion in Progress. Outputs Hi-Z
State. New Conversion Inhibited until
Present Conversion has Finished.
For stand-alone operation, control of the ADS7800 is
accomplished by a single control line connected to R/C. In
this mode, CS and HBE are connected to GND. The output
data are presented as 12-bit words. The stand-alone mode
is used in systems containing dedicated input ports which
do not require full bus interface capability.
Conversion is initiated by a HIGH-to-LOW transition on
R/C. The three-state data output buffers are enabled when
R/C is HIGH and BUSY is HIGH. Thus, there are two
possible modes of operation: conversion can be initiated
with either positive or negative pulses. In either case, the
R/C pulse must remain LOW a minimum of 40ns.
Figure 6 illustrates timing when conversion is initiated by
an R/C pulse which goes LOW and returns HIGH during the
conversion. In this case (Convert Mode), the three-state
outputs go into the Hi-Z state in response to the falling edge
of R/C, and are enabled for external access of the data after
completion of the conversion.
Figure 7 illustrates the timing when conversion is initiated
by a positive R/C pulse. In this mode (Read Mode), the
output data from the previous conversion is enabled during
the HIGH portion of R/C. A new conversion starts on the
falling edge of R/C, and the three-state outputs return to the
Hi-Z state until the next occurrence of a HIGH on R/C.
CONVERSION START
A conversion is initiated on the ADS7800 only by a negative
transition occurring on R/C, as shown in Table I. No other
combination of states or transitions will initiate a conver-
sion. Conversion is inhibited if either CS or HBE are HIGH,
or if BUSY is LOW. CS and HBE should be stable a
minimum of 25ns prior to the transition on R/C. Timing
relationships for start of conversion are illustrated in Figure
8.
The BUSY output indicates the current state of the converter
by being LOW only during conversion. During this time the
three-state output buffers remain in a Hi-Z state, and
therefore data cannot be read during conversion. During this
period, additional transitions on the three digital inputs (CS,
R/C and HBE) will be ignored, so that conversion cannot
be prematurely terminated or restarted.
R/C
BUSY
t
B
Converter
Mode
ConversionAcquisition Acquisition Conversion
t
AP
t
C
Hold Time
t
DBC
ADS7800
8SBAS001A
www.ti.com
FIGURE 6. Convert Mode: R/C Pulse LOW — Outputs Enabled After Conversion.
INTERNAL CLOCK
The ADS7800 has an internal clock that is factory trimmed
to achieve a typical conversion time of 2.47µs, and a
maximum conversion time over the full operating tempera-
ture range of 2.7µs. No external adjustments are required,
and with the guaranteed maximum acquisition time of
300ns, throughput performance is assured with convert
pulses as close as 3µs.
READING DATA
After conversion is initiated, the output buffers remain in a
Hi-Z state until the following three logic conditions are
simultaneously met: R/C is HIGH, BUSY is HIGH and CS
is LOW. Upon satisfaction of these conditions, the data lines
are enabled according to the state of HBE. See Figure 9 and
Table III for timing relationships and specifications.
CALIBRATION
OPTIONAL EXTERNAL GAIN AND OFFSET TRIM
Offset and full-scale errors may be trimmed to zero using
external offset and full-scale trim potentiometers connected
to the ADS7800 as shown in Figures 10 and 11.
If adjustment of offset and full scale is not required,
connections as shown in Figures 4 and 5 should be used.
CALIBRATION PROCEDURE
First, trim offset, by applying at the input (pin 1 or 2) the
mid-point transition voltage (–2.44mV for the ±10V range,
–1.22mV for the ±5V range.) With the ADS7800 converting
continually, adjust potentiometer R1 until the MSB (D11 on
pin 5) is toggling alternately HIGH and LOW.
Next adjust full scale, by applying at the input a DC input
signal that is 3/2LSB below the nominal full scale voltage
(+9.9927V for the ±10V range, +4.9963V for the ±5V
range.) With the ADS7800 converting continually, adjust
R2 until the LSB (D0 on pin 17) is toggling HIGH and LOW
with all of the other bits HIGH.
LAYOUT CONSIDERATIONS
Because of the high resolution and linearity of the ADS7800,
system design problems such as ground path resistance and
contact resistance become very important.
ANALOG SIGNAL SOURCE IMPEDANCE
The input resistance of the ADS7800 is 6.3kΩ or 4.2kΩ (for
the ±10V and ±5V ranges respectively.) To avoid introduc-
ing distortion, the source resistance must be very low, or
constant with signal level. The output impedance provided
by most op amps is ideal.
Pins 23 (VSD ) and 24 (VSA ) are not connected internally
on the ADS7800, to maximize accuracy on the chip. They
should be connected together as close as possible to the unit.
R/C
Converter
Mode
BUSY
Data
BUS
tW
Acquire Convert Acquire Convert
Data Valid Hi-Z State Data Valid Hi-Z State
tDBC
tAP
tB
tDBE
tA
tDB
tC
tHDR and tHL
1
2
ADS7800
±5V
Input
FIGURE 4. ±10V Range Without Trims.
1
2
ADS7800
±10V
Input
FIGURE 5. ±5V Range Without Trims.
X Ii; ; T X
ADS7800 9
SBAS001A www.ti.com
FIGURE 7. Read Mode: R/C Pulse HIGH— Outputs Enabled Only When R/C is High.
SYMBOL PARAMETER MIN TYP MAX UNITS
tWR/C Pulse Width 40 10 ns
tDBC BUSY delay from R/C 80 150 ns
tBBUSY LOW 2.5 2.7 µs
tAP Aperture Delay 13 ns
∆tAP Aperture Jitter 150 ps, rms
tCConversion Time 2.47 2.70 µs
tDBE BUSY from End of Conversion 100 ns
tDB BUSY Delay after Data Valid 25 75 200 ns
tAAcquisition Time 130 300 ns
tA+tCThroughput Time 2.6 3.0 µs
tHDR Valid Data Held After R/C LOW 20 50 ns
tSCS or HBE LOW before R/C Falls 25 5 ns
tHCS or HBE LOW after R/C Falls 25 0 ns
tDD Data Valid from CS LOW, R/C HIGH, and HBE in Desired State (Load = 100pF) 65 150 ns
tHDR Valid Data Held After R/C Low 20 50 ns
tHL Delay to Hi-Z State after R/C Falls or CS Rises (3kΩ Pullup or Pulldown) 50 150 ns
TABLE III. Timing Specifications (TMIN to TMAX).
Pin 24 may be slightly more sensitive than pin 23 to supply
variations, but to maintain maximum system accuracy, both
should be well isolated from digital supplies with wide load
variations.
To limit the effects of digital switching elsewhere in a
system on the analog performance of the system, it often
makes sense to run a separate +5V supply conductor from
the supply regulator to any analog components requiring
+5V, including the ADS7800.
The VS pins (23 and 24) should be connected together and
bypassed with a parallel combination of a 6.8µF tantalum
capacitor and a 0.1µF ceramic capacitor located close to the
converter to obtain noise-free operation. (See Figure 2.) The
–VS pin 22 should be bypassed with a 1µF tantalum
capacitor, again as close as possible to the ADS7800.
Noise on the power supply lines can degrade converter
performance, especially noise and spikes from a switching
power supply. Appropriate supplies or filters must be used.
The GND pins (4 and 13) are also separated internally, and
should be directly connected to a ground plane under the
FIGURE 8. Conversion Start Timing.
R/C
Converter
Mode
BUSY
Acquire Convert Acquire Convert
Data
Valid Hi-Z State
Data
BUS Hi-Z StateHi-Z State Data
Valid
t
HDR
and t
HL
t
C
t
AP
t
DBE
t
DD
t
DBC
t
W
t
B
t
A
t
AP
CS or
HBE
R/C
BUSY
t
S
t
H
t
W
t
DBC
Data
Bus Hi-Z StateData Valid
t
HDR
and t
HL
mm _/— _\_ f —<:>‘- {5‘ TEXAS INSTRUM ENTS
ADS7800
10 SBAS001A
www.ti.com
FIGURE 10. ±10V Range With External Trims.
converter if at all possible. A ground plane is usually the best
solution for preserving dynamic performance and reducing
noise coupling into sensitive converter circuits. Where any
compromises must be made, the common return of the
analog input signal should be referenced to pin 4, AGND,
on the ADS7800, which prevents any voltage drops that
might occur in the power supply common returns from
appearing in series with the input signal.
Coupling between analog input and digital lines should be
minimized by careful layout. For instance, if the lines must
cross, they should do so at right angles. Parallel analog and
digital lines should be separated from each other by a pattern
connected to common.
If external full scale and offset potentiometers are used, the
potentiometers and related resistors should be located as
close to the ADS7800 as possible.
REFERENCE BYPASS
Pin 3 (REF) should be bypassed with a 22µF to 47µF
tantalum capacitor. A rated working voltage of 2V or more
is acceptable here. This pin is used to enhance the system
accuracy of the internal reference circuit, and is not
recommended for driving external signals. If there are
important system reasons for using the ADS7800 reference
externally, the output of pin 3 must be appropriately
buffered.
“HOT SOCKET” PRECAUTION
Two separate +5V VS pins, 23 and 24, are used to minimize
noise caused by digital transients. If one pin is powered and
the other is not, the ADS7800 may “Latch Up” and draw
excessive current. In normal operation, this is not a problem
because both pins will be soldered together. However,
during evaluation, incoming inspection, repair, etc., where
the potential of a “Hot Socket” exists, care should be taken
to power the ADS7800 only after it has been socketed.
FIGURE 9. Read Cycle Timing.
MINIMIZING “GLITCHES”
Coupling of external transients into an A/D converter can
cause errors which are difficult to debug. In addition to the
discussions earlier on layout considerations for supplies,
bypassing and grounding, there are several other useful
steps that can be taken to get the best analog performance
out of a system using the ADS7800. These potential system
problem sources are particularly important to consider when
developing a new system, and looking for the causes of
errors in breadboards.
First, care should be taken to avoid glitches during critical
times in the sampling and conversion process. Since the
ADS7800 has an internal sample/hold function, the signal
that puts it into the hold state (R/C going LOW) is critical, as
it would be on any sample/hold amplifier. The R/C falling
edge should be sharp and have minimal ringing, especially
during the 20ns after it falls.
Although not normally required, it is also good practice to
avoid glitching the ADS7800 while bit decisions are being
made. Since the above discussion calls for a fast, clean rise
and fall on R/C, it makes sense to keep the rising edge of the
convert pulse outside the time when bit decisions are being
made. In other words, the convert pulse should either be
short (under 100ns so that it transitions before the MSB
decision), or relatively long (over 2.75µs to transition after
the LSB decision).
FIGURE 11. ±5V Range With External Trims.
Data Valid
tDB
tHL tHDR
&
tDD
CS
R/C
HBE
BUSY
DB11-DB0
1
2
3
4
5
6
7
ADS7800
+5V
100Ω
External
Gain Adjust
±10V
Input
10k
–15V
10kΩ
6.65kΩ49.9Ω
R2
R1
Bipolar
Zero
Adjust
1
2
3
4
5
6
7
ADS7800
+5V
100Ω
±5V
Input
–15V
10kΩ
10kΩ301Ω
30.1kΩ
External
Gain Adjust R2
R1
Bipolar
Zero
Adjust
*5“ TEXAS INSTRUM ENTS
ADS7800 11
SBAS001A www.ti.com
INPUT VOLTAGE RANGE AND LSB VALUES
Input Voltage Range Defined As: ±10V ±5V
Analog Input Connected to Pin 1 2
Pin Connected to GND 21
One Least Significant Bit (LSB) FSR/212 20V/212 10V/212
4.88mV 2.44mV
OUTPUT TRANSITION VALUES
FFEH to FFFH+Full Scale +10V–3/2LSB +5V–3/2LSB
+9.9927V +4.9963V
7FFH to 800HMid Scale 0V–1/2LSB 0V–1/2LSB
(Bipolar Zero) –2.44mV –1.22mV
000H to 001H–Full Scale –10V+1/2LSB –5V+1/2LSB
–9.9976V –4.9988V
TABLE IV. Input Voltages, Transition Values, and LSB Values.
Next, although the data outputs are forced into a Hi-Z state
during conversion, fast bus transients can still be capaci-
tively coupled into the ADS7800. If the data bus experiences
fast transients during conversion, these transients can be
attenuated by adding a logic buffer to the data outputs. The
BUSY output can be used to enable the buffer.
Naturally, transients on the analog input signal are to be
avoided, especially at times within ±20ns of R/C going
LOW, when they may be trapped as part of the charge on the
capacitor array. This requires careful layout of the circuit in
front of the ADS7800.
Finally, in multiplexed systems, the timing on when the
multiplexer is switched may affect the analog performance
of the system. In most applications, the multiplexer can be
switched as soon as R/C goes LOW (with appropriate
delays), but this may affect the conversion if the switched
signal shows glitches or significant ringing at the ADS7800
input. Whenever possible, it is safer to wait until the
conversion is completed before switching the multiplexer.
The extremely fast acquisition time and conversion time of
the ADS7800 make this practical in many applications.
TEXAS INSTRUMENTS Samples Samples Samples Samples Samples
PACKAGE OPTION ADDENDUM
www.ti.com 7-Oct-2021
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead finish/
Ball material
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
ADS7800AH NRND CDIP SB JDN 24 1 RoHS & Green Call TI N / A for Pkg Type ADS7800AH
ADS7800BH NRND CDIP SB JDN 24 1 RoHS & Green Call TI N / A for Pkg Type ADS7800BH
ADS7800JU ACTIVE SOIC DW 24 25 RoHS & Green Call TI Level-3-260C-168 HR -40 to 85 ADS7800JU
ADS7800JU/1K ACTIVE SOIC DW 24 1000 RoHS & Green Call TI Level-3-260C-168 HR -40 to 85 ADS7800JU
ADS7800JU/1KE4 ACTIVE SOIC DW 24 1000 RoHS & Green Call TI Level-3-260C-168 HR -40 to 85 ADS7800JU
ADS7800KU ACTIVE SOIC DW 24 25 RoHS & Green Call TI Level-3-260C-168 HR -40 to 85 ADS7800KU
ADS7800KUE4 ACTIVE SOIC DW 24 25 RoHS & Green Call TI Level-3-260C-168 HR -40 to 85 ADS7800KU
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
I TEXAS INSTRUMENTS
PACKAGE OPTION ADDENDUM
www.ti.com 7-Oct-2021
Addendum-Page 2
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
l TEXAS INSTRUMENTS REEL DIMENSIONS TAPE DIMENSIONS ’ I+K0 '«PI» Reel Diame|er AD Dimension deSIgned Io accommodate me componem wIdIh E0 Dimension desIgned Io eeeemmodaIe me component Iengm K0 Dlmenslun desIgned to accommodate me componem Ihlckness 7 w Overall with loe earner cape i p1 Pitch between successwe cavIIy cemers f T Reel Width (W1) QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE O O O D O O D O SprockeIHoles ,,,,,,,,,,, ‘ User Direcllon 0' Feed Pocket Quadrams
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
ADS7800JU/1K SOIC DW 24 1000 330.0 24.4 10.75 15.7 2.7 12.0 24.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 5-Jan-2022
Pack Materials-Page 1
l TEXAS INSTRUMENTS TAPE AND REEL BOX DIMENSIONS
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
ADS7800JU/1K SOIC DW 24 1000 367.0 367.0 45.0
PACKAGE MATERIALS INFORMATION
www.ti.com 5-Jan-2022
Pack Materials-Page 2
l TEXAS INSTRUMENTS T - Tube height| L - Tube length l ,g + w-Tuhe _______________ _ ______________ width 47 — B - Alignment groove width
TUBE
*All dimensions are nominal
Device Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)
ADS7800AH JDN CDIP SB 24 1 506.98 15.24 12290 NA
ADS7800BH JDN CDIP SB 24 1 506.98 15.24 12290 NA
ADS7800JU DW SOIC 24 25 507 12.83 5080 6.6
ADS7800KU DW SOIC 24 25 507 12.83 5080 6.6
ADS7800KUE4 DW SOIC 24 25 507 12.83 5080 6.6
PACKAGE MATERIALS INFORMATION
www.ti.com 5-Jan-2022
Pack Materials-Page 3
1.212 (30 73) IL IL IL IL fl IL IL IL IL II J" J" r T 0.3 0(737) 7 0.230(7,n) l ‘IJ‘II‘LF‘LF‘LJ‘II‘IFIF‘II‘LJ‘I‘L 12 0.010025) 0.030052) A MIN 7 0.175 (4,45) 0.325 (a 25) 0.105 (257) r0.200(7,37) T a L L x 559 Plane\ i :1. I. Sealing ‘ ‘ Plane sh M 0“) W H )3) A )2“. . 7 u._ '53 0.055 (1,55) ’ f ‘ .H‘ 0.021(0,53)A A0.055(|40) 7 fl ‘ 0.030 (075) 0.015 (033) 0.025 (054) 0100 254 % F 7 0.175(445) ‘ 0.012(0 30)+‘e T'VP (, ) 0.125(3,13) 0.003(0,20) * 0.300 (7,52) * TVP 4204038/A I2IOI $90 *5 TEXAS INSTRUMENTS 9057 omca 30x 355303 - DALLAS IEXAS 75235
MECHANICAL DATA
MCDI046 – JANUARY 2002
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
JDN (R–CDIP–T24) CERAMIC SIDE-BRAZE DUAL-IN-LINE
4204038/A 12/01
0.325 (8,26)
0.290 (7,37)
0.012 (0,30)
0.008 (0,20)
0.125 (3,18)
0.175 (4,45)
0.025 (0,64)
0.055 (1,40)
0.105 (2,67)
0.175 (4,45)
0.038 (0,97)
0.060 (1,52)
Base
Seating
Plane
Plane
Index
Area
0.030 (0,76)
0.065 (1,65)
0.015 (0,38)
0.021 (0,53)
1.188 (30,18)
1.212 (30,78)
0.280 (7,11)
0.310 (7,87)
1
24 13
12
0.100 (2,54)
0.300 (7,62)
TYP
0°– 15°
0.010 (0,25)
MIN
TYP
D
E
E
E
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Leads within 0.005 (0.13) radius of true position (TP) at gage plane with maximum material condition and unit installed.
D. The Package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane.
This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
E. Outlines on which the seating plane is coincident with the plane (standoff = 0), terminal lead standoffs are not required, and lead
shoulder may equal lead width along any part of the lead above the seating/base plane.
F. A visual index feature must be located within the cross-hatched area.
MECHANICAL DATA DW «#:5075220 JLASW‘ SMALL 0U J\L HHHHHHHHHHHH’fi N A AH Hnec' d'vnensm m ‘mmes (mammaers) D'ws'nmng md tu‘ermc'mq per ASME w 5M 1994, B TH: drawmq ‘5 Sn :0 change wan: nohce. a Body dimensmns ca nut inc‘ude mom flcsh ur mum" rut m exceed 0035 (055) D FONS WMHH JEDEC MSiOH vermin" ADV NOTES: {if TEXAS INSTRUMENTS wwvmi .com
LAND PATTERN DATA DW (RiPD807024) PLASTIC SMALL OUTLTNE Examp‘e Board Layom (Nuke 9) Non Solder Mask Define Pad ! I — — 0.6 Samar Mask Opening | (No‘e E) I 2,0 V T k I Pad Geometry (Note c) + 0,07 All Around \_./ % 22x1,27 9,4 mm Openin s (New D) g a *24x0.55 22x1.27 @fiflflflfiwfir W 9.4 Anaemia/r 08/13 NOTES: NI Hneur dimensions are In meeters‘ This drawing 15 subjed To Change without noh'ce. Reler To IPC7351 for a‘ternule board design, 905”? Laser cumng aperlures mm (rupezoidal waHS and a‘so rounding corners MU ofler bener pasle release, Cuslomers shou‘d con‘ac‘ Their board assembly 51‘s for s‘encil design recommendations Reler To |PC*7525 Cuswmers should Contact their board fubricah'un site lor so‘der musk lu‘erances between and around STgnul pods, {I} TEXAS INSTRUMENTS www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated