设置
快速交货
免运费
国际贸易术语
支付类型
市场产品
Analog Devices Inc. 的 DC1416 DEMO MANUAL 规格书
ANALOG
DEVICES
DEMO MANUAL DC1416
1
dc1416fa
DEMO MANUAL DC1416
DESCRIPTION
LT1222 and LT1793
Low Noise
Transimpedance Amplifier
Demonstration circuit 1416 is a low noise transimpedance
amplifier. It utilizes the low voltage noise LT
®
1222 op amp,
and the low current noise LT1793 op amp, along with the
discrete NXP JFET BF8621 or equivalent, allowing the user
to take advantage of each component’s particular opti-
PERFORMANCE SUMMARY
mization. These components are arranged with jumpers
allowing various composite configurations. A socketed
photodiode, OSRAM SFH213, is also provided.
Design files for this circuit board are available at
http://www.linear.com/demo/DC1416
Specifications are at TA = 25°C, VS = ±12V
SYMBOL PARAMETER CONDITIONS TYP UNITS
VSSupply Voltage ±12 V
AZTIA Gain 1M Ω
VOS Input Offset Voltage LT1793 (VOS + IBIAS • 10M) 300 µV
dVOS /dT Input Offset Voltage Drift LT1793 (dVOS/dT +dIBIAS/dT • 10M) 10 µV/C
IBIAS Input Bias Current LT1793 + BF86216 pA
en Input Voltage Noise Density f = 100kHz, JFET In Gain Configuration 1 nV/√Hz
en Input Voltage Noise Density f = 100kHz, Source Follower Configuration 3 nV/√Hz
CIN Input Capacitance f = 10kHz, Source Follower Configuration 2 pF
GBW Gain Bandwidth Product JP In (CCOMP = 49pF) 70 MHz
GBW Gain Bandwidth Product JP Out (CCOMP = 10pF) 190 MHz
GBW Gain Bandwidth Product JP Out, C7 Removed (CCOMP = 0pF) 500 MHz
BW –3dB Bandwidth With SFH213, 1MΩ Gain, JP7 Out 2 MHz
VOUT Output Voltage Swing Cathode Input, Integrator In 0 to 10 V
VOUT Output Voltage Swing Cathode Input, Integrator Out –0.4 to –10 V
VOUT Output Voltage Swing Anode Input, Integrator In 0 to –10 V
VOUT Output Voltage Swing Anode Input, Integrator Out –0.4 to –10 V
ICC Supply Current VS = ±12V 17 mA
IBIAS Input Bias Current LT1793 + BF86216 pA
PSRR Power Supply Rejection Ratio ±5V to ±15V, Integrator In 95 dB
Note 1) BF862 has been obsoleted as of 2017. On-Semi 2SK932-22 has been substituted, with practically identical performance.
All registered trademarks and trademarks are the property of their respective owners.
2
dc1416fa
DEMO MANUAL DC1416
OPERATING PRINCIPLES
Composite amplifiers using single JFET inputs can be
classified into two groups: common drain (or “source
follower”) and common source (or “JFET in gain”). The
standard jumper configuration of this board, as shipped
and as indicated on the silkscreen, has the JFET as a
source follower.
Another classification is DC accuracy. The LT1793 has
been provided on board as an integrator to provide DC
accuracy, overriding the high 400mV or so VGS of the
JFET. The standard jumper configuration is “Integrator
In”, so the TIA will be DC accurate to within the VOS of the
LT1793 (900µV max). With the integrator removed from
the circuit, the DC error rises to 400mV or so.
The feedback resistor, which sets the TIA gain, is 1MΩ. So
the output will respond at 1V per microamp of photocurrent.
QUICK START PROCEDURE
Demonstration circuit 1416 is shipped with the jumpers
set for source follower operation with the integrator in.
If the jumpers have been changed, restore them to the
positions shown in the schematic. Refer to Figure 1 for
proper measurement equipment setup and follow the
procedure below:
1. With power off, connect the +12V, –12V, and Com
leads from the power supply to the V+, V–, and GND
terminals of the demo circuit, as shown in Figure 1.
2. With power off, connect the VOUT of the demo circuit
to an oscilloscope or DMM. You can use either the
gold SMA connector or the turrets provided on board,
or both. Set a high range such as 2V/DIV on the oscil-
loscope, or VDC on the DMM.
3. Turn on the power supply.
4. You should now be able to wave your hand over the
clear photodiode provided on the board (upper left of
Figure 1) and see the effect in both DC signal and noise.
With the photodiode in darkness, or removed from its
socket, the output should sit near ground.
5. You can now connect an optical source to excite the
photodiode in a more controlled manner. The easiest
way is to drive an LED directly from a function genera-
tor, with the function generator’s internal 50Ω source
impedance as a current limiter. Any standard color or
IR LED can be used, as the photodiode provided has
a wide sensitivity. Be careful not to overdrive sensitive
devices such as small lasers.
6. You can now decide whether to play with other configura-
tions (JFET in gain, integrator out, more compensation,
etc), or to replace the provided photodiode with the one
you intend to use.
LT1222CSB. LTI793CSB
LOW NOISE. HIGH VOLIAGE PHOTODIODE TIA
DEMO CIRCUIT 14163
Emmi mum! o
mmum m
mmum I'm my mum
.1 5 mm amss
3 m m
mllwm saum MINNIE]
Mmurni m cm
. Pm “E E“ w
IRZ
@ 1:“ '
Egg“ GND vou1 _
JP5 “5
E
W Ennfi
1793“” “‘5' ' ' E 305
(an) m-Isnu E15! E E R5
un.|inum.cnm E0 Elm
R! PD VEIAS {XI JP!
0 a my. 5“”
_ mm '
v55 Um mf'1 "Exam! 53cm 5 u I“
u cmrluwur F R cusmum us: Lv
3
dc1416fa
DEMO MANUAL DC1416
QUICK START PROCEDURE
Table 1. Jumper Settings for Various Configurations. Refer to Figures 2 and 3 for Qualitative Descriptions of the Configurations and to
Figure 4 for the Complete Schematic.
JUMPER TYPE CIRCUIT
SOURCE FOLLOWER
INTEGRATOR IN
SOURCE FOLLOWER
INTEGRATOR OUT
JFET IN GAIN
INTEGRATOR IN
JFET IN GAIN
INTEGRATOR OUT
JP1 1x3 JFET Drain 1, 2 1, 2 2, 3 2, 3
JP2 2x3 JFET Source 1, 2 1, 2 5, 6 3, 4
JP3 1x3 LT1222 –Input 1, 2 1, 2 2, 3 2, 3
JP4 1x3 Photodiode Bias 1, 2 1, 2 1, 2 1, 2
JP5 1x3 Integrator Output 1, 2 Out 2, 3 Out
JP6 1x3 Integrator Input 1, 2 2, 3 1, 2 2, 3
JP7 1x2 LT1222 Compensation Out Out In In
JP8 1x2 LT1222 +Input Out In Out Out
Figure 1. Proper Supply Connections. Board Is Shown for Source
Follower with Integrator In (JP1 through JP6 Have Shunt in Position1.
JP7 and JP8 Are Open.)
POWER
SUPPLY
+
–
12
+
–
12
DC1416 F01
4
dc1416fa
DEMO MANUAL DC1416
DC1416 F02
–
+
LT1222
2V
+12V
–12V
R3
2.49k
D
S
GVOUT
NXP
BF862
R1
1MΩ
–12V
–
+
LT1222
+12V
–12V R7
3.01k
D
S
G
VOUT
NXP
BF862
R1
1MΩ
SOURCE FOLLOWER JFET IN GAIN
–
+
DC1416 F03
–
+
LT1222
2V
+12V
–12V
R3
2.49k
R6
221Ω
R11
10MΩ
R11
10MΩ
D
S
GVOUT
NXP
BF862
R1
1MΩ
R10
1k
C9
10nF
C9
10nF
–12V
–
+
LT1222
–
+
LT1793LT1793
+12V
–12V R7
3.01k
D
S
G
VOUT
NXP
BF862
R1
1MΩ
SOURCE FOLLOWER WITH INTEGRATOR JFET IN GAIN WITH INTEGRATOR
Figure 2. The Two Basic Types of JFET Configuration. The Left Shows the JFET as a Source
Follower, Simply Buffering the Feedback Resistor to the Op Amp’s Inverting Input. The Right
Shows the JFET In Gain, with Source Grounded. Because the JFET Inverts, the Feedback Is Now
Applied to the Op Amp’s Non-Inverting Input. In Both Cases, the Effective Input Offset Voltage
Is One JFET VGS (About –400mV). The Source Follower Configuration Is the Simplest and Most
Versatile, but the JFET In Gain Configuration Offers the Highest Achievable Gain-Bandwidth
Product and the Lowest Voltage Noise. Output Noise at Low and Medium Frequencies (10kHz to
100kHz) Is 130nV/√Hz, Dominated Entirely by the Feedback Resistor
Figure 3. The Two Basic Types of JFET Configuration Again, but Shown with LT1793 Integrators
which Zero Out the Overall Input Offset Voltage. On the Left, the JFET VGS Is Forced to the
LT1793 Non-Inverting Input. On the Right, the Integrator Puts JFET VGS at the Source Directly.
In both Cases, the 10M Sensing Resistor R11 Injects 40fA/√Hz of Current Noise, which Is
Discernible but Relatively Small Compared to the 130fA/√Hz of the 1M Feedback Resistor. The
Output Noise at Low to Medium Frequencies Is about 136nV/√Hz
25.3w 5E
532:: 5
13:55.2
an “.77 grin
7 an iii 7:5: 2: $57,523.97. ,5 5 .2 5...;
no??? ESE—005mm <72 geanh‘xggfil-wflixals="" 7.83:...="" 535:...="" .20.="" e="" 50525;="" aw="" —0—w="" ;="" .7.="" 37.57="" e...="" 7="" $575:="" 7="" _="" 7‘="" _|77|_|77|7="" win="" 733;="" 7="" 5.5687"="" :9.="" sum="" ”w.="" 2%="">S§=§§ 7 7 . 7 7
5
dc1416fa
DEMO MANUAL DC1416
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog
Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications
subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
SCHEMATIC DIAGRAM
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
TECHNOLOGY
GLEN B.
TECHNOLOGY
GLEN B.
TECHNOLOGY
GLEN B.
JP8JP8
J1
J1
JP6JP6
JP7JP7
Figure 4. DC1416 Demo Circuit Schematic
M
ANALOG
DEVICES
6
dc1416fa
DEMO MANUAL DC1416
LT 0218 REV A • PRINTED IN USA
ANALOG DEVICES, INC. 2016
ESD Caution
ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection
circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
Legal Terms and Conditions
By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the “Evaluation Board”), you are agreeing to be bound by the terms and
conditions set forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation
Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you (“Customer”)
and Analog Devices, Inc. (“ADI”), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to
Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and
agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted
is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third
Party to access the Evaluation Board. As used herein, the term “Third Party” includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is
NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all
be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of
use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile
or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited
to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS
Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF
LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED “AS IS” AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY
DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS
LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER’S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING
BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI’S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE
HUNDRED US DOLLARS ($100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States
federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts
(excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits
to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.
