STMicroelectronics 的 BAL-NRF01D3 规格书

I ’, Menugmented
June 2017
DocID023215 Rev 7
1/10
This is information on a product in full production.
www.st.com
BAL-NRF01D3
50 Ω nominal input / conjugate match balun to nRF51422-QFAA,
nRF24LE1, nRF51822-QFAA/AB, with integrated harmonic filter
Datasheet - production data
Features
50 Ω nominal input / conjugate match to
Nordic Semiconductor chips nRF24LE1
QFN32, nRF24AP2-1CH, nRF24AP2-8CH,
nRF51422-QFAA (build code CA/C0),
nRF51822-QFAA (build code CA/C0) and
nRF51822-QFAB (build code AA/A0)
Low insertion loss
Low amplitude imbalance
Low phase imbalance
Small footprint < 1.5 mm2
Benefits
Very low profile < 595 μm after reflow
High RF performance
RF BOM and area reduction
Applications
2.45 GHz impedance matched balun filter
Optimized for Nordic's chip set
nRF24LE1/AP2, nRF51422-QFAA (build
code CA/C0), nRF51822-QFAA (build code
CA/C0) and nRF51822-QFAB (build code
AA/A0)
Description
STMicroelectronics BAL-NRF01D3 is an
ultraminiature balun. The device integrates
matching network and harmonics filter. Matching
impedance has been customized for the following
Nordic Semiconductor circuits: nRF24LE1 QFN-
32 pins, nRF24AP2-1CH, nRF24AP2-8CH,
nRF51422-QFAA (build code CA/C0),
nRF51822-QFAA (build code CA/C0) and
nRF51822-QFAB (build code AA/A0).
The device uses STMicroelectronics’ IPD
technology on a non-conductive glass substrate
to optimize RF performance.
The BAL-NRF01D3 has been tested and
approved by Nordic Semiconductor in their
nRF2723 and nRF2752 nRFgo modules.
Figure 1: Application schematic
SE
DIFF
DIFF VCC
GND A
B
C
12
3
Characteristics
BAL-NRF01D3
2/10
DocID023215 Rev 7
1 Characteristics
Table 1: Absolute maximum ratings (limiting values)
Symbol
Parameter
Value
Unit
Min.
Typ.
Max.
PIN
Input power RFIN
-
20
dBm
VESD
ESD ratings MIL STD883C
(HBM: C = 100 pF, R = 1.5 Ω, air discharge)
2000
-
V
ESD ratings charge device model
(JESD22-C101-C)
500
ESD ratings machine model
(MM: C = 200 pF, R = 25 W, L = 500 nH)
200
-
TOP
Operating temperature
-40
-
+105
°C
Table 2: Impedances (Tamb = 25 °C)
Symbol
Parameter
Value
Unit
Min.
Typ.
Max.
ZOUT
Nominal differential output
impedance
-
Conjugate match to:
nRF24LE1/AP2
nRF51422-QFAA (build code
CA/C0)
nRF51822-QFAA (build code
CA/C0)
nRF51822-QFAB (build code
AA/A0)
-
Ω
ZIN
Nominal input impedance
-
50
-
Ω
Table 3: RF performance (Tamb = 25 °C)
Symbol
Parameter
Test condition
Value
Unit
Min.
Typ.
Max.
F
Frequency range (bandwidth) 2400 2540
2400
2540
MHz
IL
Insertion loss in bandwidth
2.25
dB
RL
Return loss in bandwidth
10
dB
ɸimb
Phase imbalance
3
°
Aimb
Amplitude imbalance
0.1
dB
2f0
2nd harmonic filtering
4880 MHz
10
dB
3f0
3rd harmonic filtering
7320 MHz
20
dB
75 as .75 7107 715* 720’ 42,5 7 725 HGHz) HGHZ) 730 4 w w w 7‘5 U V 2 3 4 5 6 7 a 2.40 2.“ 2.42 2.43 I“ 2.45 2.46 2.47 2.43 2.49 2.50 dB 3 0.5 0.4 7 .25 0.3 7 0.2 7 ’30 OJ 7 0.0 7 '35 70.4 7 m 7 410 70,3 7 F GHZ F(GHz) ’04 2 ( ) 45 w w w w w I w w w w '05 w w w w w w w w w 240 241 2.42 2.43 2.44 2.45 2.45 2.47 2.48 2.49 2.50 2,40 2.44 2,42 2,43 2,44 2,45 2,45 247 2.43 249 25a E] d rees V0 *eq E , 6 2 4 2 2 2 U , .2 7 .4 2 6 ’ F(GHz ) .3 , 40 77—77% 242 m 242 2,42 2,44 2,45 2,46 2,47 2,42 2,49 2,52
BAL-NRF01D3
Characteristics
DocID023215 Rev 7
3/10
1.1 RF measurement
Figure 2: Transmission (Tamb = 25 °C)
Figure 3: Return loss on SE port (Tamb = 25 °C)
Figure 4: Return loss on DIFF port (Tamb = 25 °C)
Figure 5: Amplitude imbalance (Tamb = 25 °C)
Figure 6: Phase imbalance (Tamb = 25 °C)
2+0 «nRFgo QNORDIC SEMICONDUEYOR LABEL nRF2723_ST_Ba|un was» 59:25:: N , 212211 0 nu).- C1}! um” ngzqu as): n7:- , nxj: £1532 no 4 mam n2»-
Application information
BAL-NRF01D3
4/10
DocID023215 Rev 7
2 Application information
Figure 7: Application schematic (courtesy of Nordic Semiconductor)
Figure 8: nRF2723 application board (courtesy of Nordic Semiconductor)
BAL-NRF01D3
BAL-NRF01D3
Application information
DocID023215 Rev 7
5/10
Figure 9: nRF2752 application board (courtesy of Nordic Semiconductor)
BAL-NRF01D3
Package information
BAL-NRF01D3
6/10
DocID023215 Rev 7
3 Package information
In order to meet environmental requirements, ST offers these devices in different grades of
ECOPACK® packages, depending on their level of environmental compliance. ECOPACK®
specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.
Epoxy meets UL94, V0
Lead-free package
3.1 Flip-Chip 5 bumps package information
Figure 10: Flip-Chip 5 bumps package outline
Table 4: Flip-Chip 5 bumps dimensions
Parameter
Description
Min.
Typ.
Max.
Unit
X
X dimension of the die
1445
1485
1525
mm
Y
Y dimension of the die
980
1020
1060
mm
A
X pitch
604
mm
B
Y pitch
500
mm
A1
Distance from bump to edge of die on X axis
224
mm
B1
Distance from bump to edge of die on Y axis
260
mm
A2
Distance from VCC bump to SE bump on X axis
433
mm
B2
Distance from bump to edge of die on Y axis
510
mm
C
GND, VCC bump to SE bump pitch
500
mm
D
Bump diameter
240
255
260
mm
T1
Substrate thickness
425
mm
H
Bump height
205
mm
T
Total die thickness
570
630
690
DIFF
DIFF
GND
VCC
SE
X
Y
A1 A A2 A1
B1 BB1
B2
T1 H
D
T
BAL-NRF01D3
Package information
DocID023215 Rev 7
7/10
Figure 11: Footprint - 3 mils stencil -non solder
mask defined
Figure 12: Footprint - 3 mils stencil - solder mask
defined
Figure 13: Footprint - 5 mils stencil -non solder
mask defined
Figure 14: Footprint - 5 mils stencil - solder mask
defined
3.2 Flip-chip 5 bumps packing information
Figure 15: Marking
Copper pad diameter:
220 µm recommended
180 µm minimum
260 µm maximum
Solder mask opening:
320 µm recommended
300 µm minimum
340 µm maximum
Solder stencil opening:
220 µm recommended
Copper pad diameter:
220 µm recommended
180 µm minimum
260 µm maximum
Solder mask opening:
320 µm recommended
300 µm minimum
Solder stencil opening:
220 µm recommended
*depending on paste, it can go down to 270 µm
Copper pad diameter:
220 µm recommended
180 µm minimum
260 µm maximum
Solder mask opening:
320 µm recommended
300 µm minimum
340 µm maximum
Solder stencil opening:
330 µm recommended*
*depending on paste, it can go down to 270 µm
Copper pad diameter:
220 µm recommended
180 µm minimum
260 µm maximum
Solder mask opening:
320 µm recommended
300 µm minimum
Solder stencil opening:
330 µm recommended*
x
yx
w
z
w
Dot, ST logo
ECOPACK grade
xx = marking
z = manufacturing
location
yww = datecode
Dal Henliy'llg P'n A1Iocaiun n22 a L55 157 1.75 3.0 1 I 0.71 All dimensions are typicd mm i. mm User diIeDIioll uf mreelilu
Package information
BAL-NRF01D3
8/10
DocID023215 Rev 7
Figure 16: Flip Chip tape and reel specifications
More packing information is available in the application note:
AN2348 Flip-Chip: “Package description and recommendations for use”
AN4111: “BAL-NRF01D3 matched balun with integrated harmonics filter for
Nordic Semiconductor chips with ultralow power transceivers”
BAL-NRF01D3
Ordering information
DocID023215 Rev 7
9/10
4 Ordering information
Table 5: Ordering information
Order code
Marking
Package
Weight
Base qty.
Delivery mode
BAL-NRF01D3
SC
Flip-Chip package (5 bumps)
1.82 mg
5000
Tape and reel
5 Revision history
Table 6: Document revision history
Date
Revision
Changes
15-Oct-2012
1
First issue.
13-Nov-2012
2
Added references to nRF51 series. Added Figure 9. Updated y-axis
labels in Figure 2.
04-Mar-2013
3
Updated footprint illustrations in Figure 13, and Figure 14.
06-Aug-2013
4
Added dimensions in Figure 10. Updated marking orientation in Figure
11 and Figure 12.
13-Jan-2014
5
Updated document title and product references.
07-Jul-2015
6
Updated Table 1.
21-Jun-2017
7
Updated Figure 10: "Flip-Chip 5 bumps package outline" and Table 4:
"Flip-Chip 5 bumps dimensions".
BAL-NRF01D3
10/10
DocID023215 Rev 7
IMPORTANT NOTICE – PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST
products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of or der
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the
design of Purchasers’ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2017 STMicroelectronics – All rights reserved