Webinar - Understanding RISC-V Architecture and Implementation on an FPGA

In DigiKey’s upcoming webinar, speaker Sarah L. Harris, Associate Professor of Electrical and Computer Engineering at the University of Nevada, will teach attendees about the RISC-V (pronounced risk five) processor core. Topics covered will include programming, memory hierarchy, and implementation on an FPGA.

Please join us on February 23, 2022 at 2:00 PM CST. Can’t make it? That’s ok! Everyone who registers will receive a recording after it’s over.

Click here to register today: https://event.on24.com/wcc/r/3606359/8C64559CCB740EBD2485729CD7151AE8?partnerref=blog

关于此作者

Image of Ashley Awalt

Ashley Awalt 是一名应用工程技术人员,自 2011 年以来一直在 DigiKey 工作。她通过 DigiKey 奖学金计划获得了北国社区技术学院电子技术和自动化系的应用科学副学士学位。其目前的职责是协助创建独特的技术项目,记录流程并最终参与项目视频媒体报道的制作。在业余时间,Ashley 喜欢——哦哦,等等,当要照顾孩子的时候,还有空闲时间吗?

More posts by Ashley Awalt
 TechForum

Have questions or comments? Continue the conversation on TechForum, Digi-Key's online community and technical resource.

Visit TechForum