SY55852U Datasheet by Microchip Technology

View All Related Products | Download PDF Datasheet
ETIIERELN — ‘.
1
SuperLite™
SY55852U
Micrel, Inc.
M9999-060407
hbwhelp@micrel.com or (408) 955-1690
DESCRIPTION
2.5GHz min. fMAX
2.3V to 5.7V power supply
Single bit register memory
Synchronizes 1 bit of data to a clock
Optimized to work with SuperLite™ family
Fully differential
Accepts CML, PECL, LVPECL input logic levels
Source terminated CML outputs for fast edge rates
Available in a tiny 10-pin MSOP
The SY55852U is a flip-flop used to synchronize data
to a clock. Its differential output will reproduce and
remember the value on its input at the rising edge of the
clock. In addition, an asynchronous, level sensitive reset
is provided. For a synchonous reset, the SY55851U
AnyGate® can be used.
SY55852U inputs can be terminated with a single
resistor between the true and complement pins of a given
input.
The SY55852U is a member of Micrel's SuperLite™
family of high-speed CML logic. This family features very
small packaging and 2.3V to 5.7V operation.
FEATURES
D FLIP-FLOP SuperLite™
SY55852U
APPLICATIONS
High-speed logic
OC-48 communication systems
FUNCTIONAL BLOCK DIAGRAM
Rev.: F Amendment: /0
Issue Date: June 2007
SuperLite is a trademark of Micrel, Inc.
AnyGate is a registered trademark of Micrel, Inc.
DQ
R
CLOCK
RESET
DATA OUT
SuperLite™
HHHHH LIULILIU ww
2
SuperLite™
SY55852U
Micrel, Inc.
M9999-060407
hbwhelp@micrel.com or (408) 955-1690
PACKAGE/ORDERING INFORMATION
D /D CLK /CLK GND
VCC /R R Q /Q
76
45
1
10
98
23
Top View
MSOP
10-Pin MSOP (K10-1)
Pin Number Pin Name Pin Function
1, 2 D, /D CML/PECL/LVPECL Input (Differential): This is the single bit of data that gets clocked
in and remembered.
3, 4 CLK, /CLK CML/PECL/LVPECL Input (Differential): The rising edge of this signal is the clock
signal that determines when the Boolean value at the data input gets stored.
5 GND Ground.
6, 7 /Q, Q CML Output (Differential): This is the output of the flip-flop.
8, 9 R, /R CML/PECL/LVPECL Input (Differential): This is an asynchronous active high level
reset, that forces the flip-flop into a known state, namely zero.
10 VCC Power Supply.
PIN DESCRIPTION
D CLK R Q /Q
XX1 0 1
X00Q
N-1 /QN-1
X10Q
N-1 /QN-1
000 1
101 0
TRUTH TABLE
Ordering Information(1)
Package Operating Package Lead
Part Number Type Range Marking Finish
SY55852UKC K10-1 Commercial 55852U Sn-Pb
SY55852UKCTR(2) K10-1 Commercial 55852U Sn-Pb
SY55852UKI K10-1 Industrial 55852U Sn-Pb
SY55852UKITR(2) K10-1 Industrial 55852U Sn-Pb
SY55852UKG(3) K10-1 Industrial 55852U with NiPdAu
Pb-Free bar line indicator Pb-Free
SY55852UKGTR(2, 3) K10-1 Industrial 55852U with NiPdAu
Pb-Free bar line indicator Pb-Free
Notes:
1. Contact factory for die availability. Dice are guaranteed at TA = 25°C, DC Electricals only.
2. Tape and Reel.
3. Pb-Free package recommended for new designs.
3
SuperLite
SY55852U
Micrel, Inc.
M9999-060407
hbwhelp@micrel.com or (408) 955-1690
FUNCTIONAL DESCRIPTION
V
CC
NC
X
/X
Figure 1. Hard Wiring a Logic 1 (1)
Note 1. X is either D, CLK, R input. /X is either /D, /CLK, /R input.
NC
V
CC
> 3.0V
NC
X
/X
NC
V
CC
3.0V
X
/XV
CC
Figure 2. Hard Wiring a Logic 0 (1)
Establishing Static Logic Inputs
The true pin of an input pair is internally biased to ground
through a 75k resistor. The complement pin of an input
pair is internally biased halfway between VCC and ground
by a voltage divider consisting of two 75k resistors. To
keep an input at static logic zero at VCC > 3.0V, leave both
inputs unconnected. For VCC 3.0V, connect the
complement inputs to VCC and leave the true inputs
unconnected. To make an input static logic one, connect
the true input to VCC, leave the complement input
unconnected. These are the only safe ways to cause inputs
to be at a static value. In particular, no input pin should be
directly connected to ground. All NC (no connect) pins
should be unconnected.
25
4
SuperLite
SY55852U
Micrel, Inc.
M9999-060407
hbwhelp@micrel.com or (408) 955-1690
Absolute Maximum Ratings(1)
Supply Voltage (VCC) .................................. 0.5V to +6.0V
CML Output Voltage .......................... VCC 1.0 to VCC +0.5
Lead Temperature (soldering, 20 sec.) ..................... 260°C
Storage Temperature (TS) ....................... 65°C to +150°C
Operating Ratings(2)
Supply Voltage (VIN) .............................. 0.5 to VCC +0.5V
Ambient Temperature (TA) ......................... 40°C to +85°C
Package Thermal Resistance
MSOP (θJA)
Still-Air ...........................................................113°C/W
500lpfm............................................................96°C/W
Notes:
1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is
not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratlng
conditions for extended periods may affect device reliability.
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
VCC = +2.3V to +5.7V; GND = 0V; TA = 40°C to +85°C; unless otherwise noted.
Symbol Parameter Condition Min Typ Max Units
VCC Power Supply Voltage 2.3 5.7 V
ICC Power Supply Current 36 mA
Note:
1. The device is guaranteed to meet the DC specifications, shown in the table above, after thermal equilibrium has been established. The device is
tested in a socket such that transverse airflow of >500lfpm is maintained.
DC ELECTRICAL CHARACTERISTICS(1)
VCC = +2.3V to +5.7V; GND = 0V; TA = 40°C to +85°C; unless otherwise noted.
Symbol Parameter Condition Min Typ Max Units
VID Differential Input Voltage 100 mV
VIH Input HIGH Voltage Note 2 1.6 VCC V
VIL Input LOW Voltage Note 2 1.5 VCC 0.1 V
VOH Output HIGH Voltage No Load VCC 0.020 VCC 0.010 VCC V
VOL Output LOW Voltage No Load VCC 0.97 VCC 0.825 VCC 0.660 V
VOS Output Voltage Swing No Load, Note 3 0.660 0.800 0.950 V
50 Environment, Note 4 0.200 V
100 Environment, Note 5 0.400 V
RDRIVE Output Source Impedance 80 100 120
Notes:
1. Equilibrium temperature.
2. Inputs must be biased to logic LOW or HIGH when VCC is less than 3.0V.
3. Actual voltage levels and differential swing will depend on customer termination scheme. Typically, a 400mV swing is available in the 100 environ-
ment and a 200mV swing in the 50 environment. Refer to the CML Termination diagram for more details.
4. See Figure 3a and 3b.
5. See Figure 4.
CML DC ELECTRICAL CHARACTERISTICS(1)
5
SuperLite
SY55852U
Micrel, Inc.
M9999-060407
hbwhelp@micrel.com or (408) 955-1690
TIMING DIAGRAMS
CLK
DATA
RESET
Q
50%
tH
50%
tS
tRR
tpd
50%50%
tpd
VCC = 2.3V to 5.7V; GND = 0V; TA = 40°C to +85°C; unless noted.
Symbol Parameter Condition Min Typ Max Units
fMAX Max. Operating Frequency 2.5 GHz
tpd Propagation Delay CLK to Q 400 ps
R to Q 500
tSSet-Up Time 40 ps
tHHold Time 40 ps
tRR Reset Recovery 400 ps
tPW Minimum Pulse Width CLK to Q VCC < 3V 160 ps
VCC > 3V 140
R to Q 250
tr,tfCML Output Rise/Fall Times 35 150 ps
(20% to 80%)
Note:
1. Tested using environment of Figure 3b, 50 load CML output.
AC ELECTRICAL CHARACTERISTICS(1)
6
SuperLite
SY55852U
Micrel, Inc.
M9999-060407
hbwhelp@micrel.com or (408) 955-1690
CML TERMINATION
100100
100100
SY55852U
vcc vcc
100
50
50
8mA
Figure 3a. Differentially Terminated
(50
Load CML Output)
All inputs accept the output from any other member of
this family. All outputs are source terminated 100 CML
differential drivers as shown in Figures 3 and 4. SY55852U
expects the inputs to be terminated, and that good high
speed design practices be adhered to. SY55852U inputs
are designed to accept a termination resistor between the
true and complement inputs of a differential pair. 0402 form
factor chip resistors will fit with some trace fanout.
100100
10050
SY55852U
vcc
50
8mA
50100
50
Figure 3b. Individually Terminated
(50
Load CML Output)
100100
200
SY55852U
VCC
8mA
100
100
Figure 4. 100
Load CML Output
fififififi .w mm. m m 1;: :ga: J L mm, 1:53,:33241 L m,“ w ammm vIEw , n? :3: :ztnzm, v. [nnAn:3$§l v ms 13:: fi 1* mrnszggggv ‘ #4,; Q; J/F‘:\ ‘ 7 g 1 / T : fi' ,, :4 m.» E‘— T 55 :31; “" :32; m ma 3 Wm ““sz V mus-333114 U DETAIL /\ SIDF \/ 7W ND 1 nmrwnm mar w w rwmm cuNrRu,Lm Jxmznsmw MM DIMENSIEIN DEE: VET INCLUDE Hm msn up PED'RUSIENS, mm nr wan—1 sHA.L Nuv EXCEED 923 mas: ma vnr
7
SuperLite
SY55852U
Micrel, Inc.
M9999-060407
hbwhelp@micrel.com or (408) 955-1690
10-PIN MSOP (K10-1)
MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA
TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com
The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use.
Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.
Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can
reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into
the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchasers
use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchasers own risk and Purchaser agrees to fully indemnify
Micrel for any damages resulting from such use or sale.
© 2005 Micrel, Incorporated.

Products related to this Datasheet

IC FF D-TYPE SNGL 1BIT 10MSOP
IC FF D-TYPE SNGL 1BIT 10MSOP
IC FF D-TYPE SNGL 1BIT 10MSOP
IC FF D-TYPE SNGL 1BIT 10MSOP